Investigation and Design Modification of Delay-Insensitive Asynchronous Circuits for Minimum Supply Voltage Operation

被引：0
|
作者：
Coleman, David [1 ]
Di, Jia [1 ]
机构：
[1] Univ Arkansas, Fayetteville, AR 72701 USA
来源：
IEEE SOUTHEASTCON 2010: ENERGIZING OUR FUTURE | 2010年
关键词：
D O I：
10.1109/SECON.2010.5453926
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
Since the introduction of energy harvesting and battery powered low- to mid-speed electronic circuits, supply voltages have been pushed to the physical limits of semiconductor devices for energy minimization and battery lifetime. Using the IBM 8RF-LM 0.13 mu m process and a modified library, an asynchronous ALU has shown to be capable of operating at 0.1V. This paper presents the minimum energy analysis of a delay-insensitive asynchronous ALU, its modified version for minimum supply voltage operation, and the simulation results.
引用
收藏
页码：29 / 32
页数：4
相关论文
共 50 条
  • [21] Quasi delay-insensitive bus for fully asynchronous systems
    Molina, PA
    Cheung, PYK
    Bormann, DS
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 189 - 192
  • [22] HIERARCHICAL DESIGN OF DELAY-INSENSITIVE SYSTEMS
    LAM, PN
    LI, HF
    [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1990, 137 (01): : 41 - 56
  • [23] A quasi delay-insensitive bus proposal for asynchronous systems
    Molina, PA
    Cheung, PYK
    [J]. THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1997, : 126 - 139
  • [24] COMPILATION OF PROCESS ALGEBRA EXPRESSIONS INTO DELAY-INSENSITIVE CIRCUITS
    JESSHOPE, CR
    NEDELCHEV, IM
    HUANG, CG
    [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (05): : 261 - 268
  • [25] COMPILING COMMUNICATING PROCESSES INTO DELAY-INSENSITIVE VLSI CIRCUITS
    MARTIN, AJ
    [J]. DISTRIBUTED COMPUTING, 1986, 1 (04) : 226 - 234
  • [26] Synthesizing iterative functions into delay-insensitive tree circuits
    Cheng, FC
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 301 - 306
  • [27] Synthesis of nanoelectronic circuits on delay-insensitive cellular arrays
    Di, J
    Lala, PK
    Vasudevan, D
    [J]. DELTA 2006: THIRD IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, 2006, : 149 - +
  • [28] Compilation of process algebra expressions into delay-insensitive circuits
    Jesshope, C.R.
    Nedelchey, I.M.
    Huang, C.G.
    [J]. IEE Proceedings E: Computers and Digital Techniques, 1993, 140 (05): : 261 - 268
  • [29] SYSTEMATIC METHOD FOR SYNTHESIZING PURELY DELAY-INSENSITIVE CIRCUITS
    HUANG, CG
    JESSHOPE, CR
    NEDELCHEV, IM
    [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (05): : 269 - 276
  • [30] Universal delay-insensitive circuits with bidirectional and buffering lines
    Lee, J
    Peper, F
    Adachi, S
    Morita, K
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (08) : 1034 - 1046
12345