共 50 条
- [1] A quasi delay-insensitive bus proposal for asynchronous systems [J]. THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1997, : 126 - 139
- [2] Quasi delay-insensitive full asynchronous arbiter for the network on chips [J]. Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2011, 38 (03): : 83 - 89
- [4] Diagrammatic reasoning for delay-insensitive asynchronous circuits [J]. Ghica, D.R., 1600, Springer Verlag (7860 LNCS):
- [5] A Delay-Insensitive Bus-Invert Code and Hardware Support for Robust Asynchronous Global Communication [J]. 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1370 - 1375
- [6] Slack matching quasi delay-insensitive circuits [J]. 12TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2006, : 195 - 204
- [7] Delay-Insensitive Asynchronous ALU for Cryogenic Temperature Environments [J]. 2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 322 - +
- [8] HIERARCHICAL DESIGN OF DELAY-INSENSITIVE SYSTEMS [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1990, 137 (01): : 41 - 56