共 50 条
- [1] Diagrammatic reasoning for delay-insensitive asynchronous circuits [J]. Ghica, D.R., 1600, Springer Verlag (7860 LNCS):
- [4] An Automated Design Flow Framework for Delay-Insensitive Asynchronous Circuits [J]. 2012 PROCEEDINGS OF IEEE SOUTHEASTCON, 2012,
- [5] On the realisation of delay-insensitive asynchronous circuits with CMOS ternary logic [J]. THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1997, : 54 - 62
- [6] Synthesis of nanoelectronic circuits on delay-insensitive cellular arrays [J]. DELTA 2006: THIRD IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, 2006, : 149 - +
- [7] Cellular array-based delay-insensitive asynchronous circuits design and test for nanocomputing systems [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (2-3): : 175 - 192
- [8] Cellular Array-based Delay-insensitive Asynchronous Circuits Design and Test for Nanocomputing Systems [J]. Journal of Electronic Testing, 2007, 23 : 175 - 192
- [9] AN ALGEBRA FOR DELAY-INSENSITIVE CIRCUITS [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1991, 531 : 343 - 352
- [10] The Eventual C-Element Theorem for Delay-Insensitive Asynchronous Circuits [J]. 2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2017, : 102 - 109