共 50 条
- [1] Diagrammatic reasoning for delay-insensitive asynchronous circuits [J]. Ghica, D.R., 1600, Springer Verlag (7860 LNCS):
- [3] An Automated Design Flow Framework for Delay-Insensitive Asynchronous Circuits [J]. 2012 PROCEEDINGS OF IEEE SOUTHEASTCON, 2012,
- [4] On the realisation of delay-insensitive asynchronous circuits with CMOS ternary logic [J]. THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1997, : 54 - 62
- [5] AN ALGEBRA FOR DELAY-INSENSITIVE CIRCUITS [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1991, 531 : 343 - 352
- [7] A 3-State Asynchronous CA for the Simulation of Delay-Insensitive Circuits [J]. CELLULAR AUTOMATA, ACRI 2012, 2012, 7495 : 565 - 574
- [8] Efficient delay-insensitive RSFQ circuits [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 413 - 418
- [9] Analyzing specifications for delay-insensitive circuits [J]. ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, 1998, : 172 - 183