The Eventual C-Element Theorem for Delay-Insensitive Asynchronous Circuits

被引:10
|
作者
Manohar, Rajit [1 ]
Moses, Yoram [2 ]
机构
[1] Yale Univ, New Haven, CT 06520 USA
[2] Technion Israel Inst Technol, IL-32000 Haifa, Israel
关键词
D O I
10.1109/ASYNC.2017.15
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In a seminal 1990 paper [9], Martin presents the C-element Theorem which implies, roughly, that the class of purely delay insensitive (DI) circuits is fundamentally limited in the set of functions it can implement. We provide circuit examples, both DI and not DI, that violate assumptions or results from [9], showing that the set of circuits considered by [9] is more limited than one might expect-and hence, the results from [9] are weaker than previously thought. In this paper we address this issue and amend matters. We use a model of circuits that naturally captures DI properties, and in particular admits all of our circuit examples. We prove the Eventual C-element Theorem for DI circuits. This is a variant of the C-element Theorem that similarly implies that the class of DI circuits is very limited. The proof of the new theorem uses novel techniques, and in particular makes use of a combinatorial property not present in previous work. With the new result, Martin's original insight and its profound implications are restored and provided with a new mathematical justification.
引用
收藏
页码:102 / 109
页数:8
相关论文
共 50 条
  • [1] Diagrammatic reasoning for delay-insensitive asynchronous circuits
    [J]. Ghica, D.R., 1600, Springer Verlag (7860 LNCS):
  • [2] Embedding universal delay-insensitive circuits in asynchronous cellular spaces
    Lee, J
    Adachi, S
    Peper, F
    Morita, K
    [J]. FUNDAMENTA INFORMATICAE, 2003, 58 (3-4) : 295 - 320
  • [3] An Automated Design Flow Framework for Delay-Insensitive Asynchronous Circuits
    Thian, Ross
    Caley, Landon
    Arthurs, Aaron
    Hollosi, Brent
    Di, Jia
    [J]. 2012 PROCEEDINGS OF IEEE SOUTHEASTCON, 2012,
  • [4] On the realisation of delay-insensitive asynchronous circuits with CMOS ternary logic
    Mariani, R
    Roncella, R
    Saletti, R
    Terreni, P
    [J]. THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1997, : 54 - 62
  • [5] AN ALGEBRA FOR DELAY-INSENSITIVE CIRCUITS
    JOSEPHS, MB
    UDDING, JT
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1991, 531 : 343 - 352
  • [6] Analysis and Improvement of Delay-Insensitive Asynchronous Circuits Operating in Subthreshold Regime
    Coleman, David
    Di, Jia
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (02) : 320 - 324
  • [7] A 3-State Asynchronous CA for the Simulation of Delay-Insensitive Circuits
    Schneider, Oliver
    Worsch, Thomas
    [J]. CELLULAR AUTOMATA, ACRI 2012, 2012, 7495 : 565 - 574
  • [8] Efficient delay-insensitive RSFQ circuits
    Patra, P
    Fussell, DS
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 413 - 418
  • [9] Analyzing specifications for delay-insensitive circuits
    Verhoeff, T
    [J]. ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, 1998, : 172 - 183
  • [10] Delay-insensitive computation in asynchronous cellular automata
    Lee, J
    Adachi, S
    Peper, F
    Mashiko, S
    [J]. JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2005, 70 (02) : 201 - 220