The Eventual C-Element Theorem for Delay-Insensitive Asynchronous Circuits

被引:10
|
作者
Manohar, Rajit [1 ]
Moses, Yoram [2 ]
机构
[1] Yale Univ, New Haven, CT 06520 USA
[2] Technion Israel Inst Technol, IL-32000 Haifa, Israel
关键词
D O I
10.1109/ASYNC.2017.15
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In a seminal 1990 paper [9], Martin presents the C-element Theorem which implies, roughly, that the class of purely delay insensitive (DI) circuits is fundamentally limited in the set of functions it can implement. We provide circuit examples, both DI and not DI, that violate assumptions or results from [9], showing that the set of circuits considered by [9] is more limited than one might expect-and hence, the results from [9] are weaker than previously thought. In this paper we address this issue and amend matters. We use a model of circuits that naturally captures DI properties, and in particular admits all of our circuit examples. We prove the Eventual C-element Theorem for DI circuits. This is a variant of the C-element Theorem that similarly implies that the class of DI circuits is very limited. The proof of the new theorem uses novel techniques, and in particular makes use of a combinatorial property not present in previous work. With the new result, Martin's original insight and its profound implications are restored and provided with a new mathematical justification.
引用
收藏
页码:102 / 109
页数:8
相关论文
共 50 条
  • [31] A Direct Proof of Turing Universality of Delay-Insensitive Circuits
    Lee, Jia
    Zhu, Qing-Sheng
    [J]. INTERNATIONAL JOURNAL OF UNCONVENTIONAL COMPUTING, 2012, 8 (02) : 107 - 118
  • [32] A C-element latch scheme with increased transient fault tolerance for asynchronous circuits
    Gardiner, K. T.
    Yakovlev, A.
    Bystrov, A.
    [J]. 13TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM PROCEEDINGS, 2007, : 223 - 228
  • [33] Asynchronous comparison-based decoders for delay-insensitive codes
    Akella, V
    Vaidya, NH
    Redinbo, GR
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (07) : 802 - 811
  • [34] New ternary data encoding for delay-insensitive asynchronous design
    [J]. 1600, Science and Engineering Research Support Society, 20 Virginia Court, Sandy Bay, Tasmania, Australia (07):
  • [35] Framework of an Adaptive Delay-Insensitive Asynchronous Platform for Energy Efficiency
    Men, Liang
    Hollosi, Brent
    Di, Jia
    [J]. 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 7 - 12
  • [36] Quasi delay-insensitive full asynchronous arbiter for the network on chips
    Guan, Xuguang
    Yang, Yintang
    Zhu, Zhangming
    [J]. Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2011, 38 (03): : 83 - 89
  • [37] Syntax-directed translation for the synthesis of delay-insensitive circuits
    Leung, S.C.
    Li, Hon F.
    [J]. 1600, (02):
  • [38] A FORMAL MODEL FOR DEFINING AND CLASSIFYING DELAY-INSENSITIVE CIRCUITS AND SYSTEMS
    UDDING, JT
    [J]. DISTRIBUTED COMPUTING, 1986, 1 (04) : 197 - 204
  • [39] Formal Verification of C-element Circuits
    Yan, Chao
    Ouchet, Florent
    Fesquet, Laurent
    Morin-Allory, Katell
    [J]. 17TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2011), 2011, : 55 - 64
  • [40] High-speed energy estimation for delay-insensitive circuits
    Bhaskaran, B
    Satagopan, V
    Smith, SC
    [J]. CDES '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2005, : 35 - 41