共 50 条
- [1] AN ALGEBRA FOR DELAY-INSENSITIVE CIRCUITS [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1991, 531 : 343 - 352
- [2] Synthesis of nanoelectronic circuits on delay-insensitive cellular arrays [J]. DELTA 2006: THIRD IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, 2006, : 149 - +
- [4] Efficient delay-insensitive RSFQ circuits [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 413 - 418
- [5] Analyzing specifications for delay-insensitive circuits [J]. ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, 1998, : 172 - 183
- [7] Synthesis of Early Output Quasi Delay-Insensitive Combinational Circuits [J]. 2022 IEEE ANDESCON, 2022, : 19 - 24
- [8] REALIZATION OF SYNTAX-DIRECTED TRANSLATION SCHEMES. [J]. Programming and Computer Software (English Translation of Programmirovanie), 1982, 8 (04): : 205 - 213
- [9] Syntax-Directed Attention for Neural Machine Translation [J]. THIRTY-SECOND AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE / THIRTIETH INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE CONFERENCE / EIGHTH AAAI SYMPOSIUM ON EDUCATIONAL ADVANCES IN ARTIFICIAL INTELLIGENCE, 2018, : 4792 - 4799