Soft-error detection using control flow assertions

被引:117
|
作者
Goloubeva, O [1 ]
Rebaudengo, M [1 ]
Reorda, MS [1 ]
Violante, M [1 ]
机构
[1] Politecn Torino, Dipartimento Automat & Informat, Turin, Italy
关键词
D O I
10.1109/DFTVS.2003.1250158
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Over the last years, an increasing number of safety-critical tasks have been demanded to computer systems. In this paper, a software-based approach for developing safety-critical applications is analyzed. The technique is based on the introduction of additional executable assertions to check the correct execution of the program control flow. By applying the proposed technique, several benchmark applications have been hardened against transient errors. Fault Injection campaigns have been performed to evaluate the fault detection capability of the proposed technique in comparison with state-of-the-art alternative assertion-based methods. Experimental results show that the proposed approach is far more effective than the other considered techniques in terms of fault detection capability, at the cost of a limited increase in memory requirements and in performance overhead.
引用
收藏
页码:581 / 588
页数:8
相关论文
共 50 条
  • [41] Improving soft-error tolerance of FPGA configuration bits
    Srinivasan, S
    Gayasen, A
    Vijaykrishnan, N
    Kandemir, M
    Xie, Y
    Irwin, MJ
    [J]. ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 107 - 110
  • [42] Asymmetries in soft-error rates in a large cluster system
    Harris, KW
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (03) : 336 - 342
  • [43] Soft-error Monte Carlo modeling program, SEMM
    Murley, PC
    Srinivasan, GR
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1996, 40 (01) : 109 - 118
  • [44] Soft-error tolerance analysis and optimization of nanometer circuits
    Dhillon, YS
    Diril, AU
    Chatterjee, A
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 288 - 293
  • [45] Neutron soft-error simulation for semiconductor memory devices
    Kawakami, Y
    Yamamoto, Y
    Tanaka, K
    Hane, M
    Watanabe, Y
    [J]. NEC RESEARCH & DEVELOPMENT, 2002, 43 (02): : 146 - 152
  • [46] Soft-error simulation system and application to SRAM design
    Satoh, S
    Sudo, R
    Tashiro, H
    [J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1996, 32 (01): : 119 - 127
  • [47] Performing the soft-error rate (SER) on a TDBI chamber
    Chang, V
    Chien, WTK
    [J]. Advanced Reliability Modeling, 2004, : 49 - 56
  • [48] Impact of scaling on soft-error rates in commercial microprocessors
    Seifert, N
    Zhu, XW
    Massengill, LW
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2002, 49 (06) : 3100 - 3106
  • [49] Soft-Error Hardening Designs of Nanoscale CMOS Latches
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    [J]. 2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 41 - 46
  • [50] Generation of stressmarks for early stage soft-error modeling
    Swaminathan, Karthik
    Bertran, Ramon
    Jacobson, Hans
    Kudva, Prabhakar
    Bose, Pradip
    [J]. 2019 49TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS - SUPPLEMENTAL VOL (DSN-S), 2019, : 42 - 48