Soft-error detection using control flow assertions

被引:117
|
作者
Goloubeva, O [1 ]
Rebaudengo, M [1 ]
Reorda, MS [1 ]
Violante, M [1 ]
机构
[1] Politecn Torino, Dipartimento Automat & Informat, Turin, Italy
关键词
D O I
10.1109/DFTVS.2003.1250158
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Over the last years, an increasing number of safety-critical tasks have been demanded to computer systems. In this paper, a software-based approach for developing safety-critical applications is analyzed. The technique is based on the introduction of additional executable assertions to check the correct execution of the program control flow. By applying the proposed technique, several benchmark applications have been hardened against transient errors. Fault Injection campaigns have been performed to evaluate the fault detection capability of the proposed technique in comparison with state-of-the-art alternative assertion-based methods. Experimental results show that the proposed approach is far more effective than the other considered techniques in terms of fault detection capability, at the cost of a limited increase in memory requirements and in performance overhead.
引用
收藏
页码:581 / 588
页数:8
相关论文
共 50 条
  • [31] A Soft-Error Mitigated Microprocessor With Software Controlled Error Reporting and Recovery
    Farnsworth, Chad
    Clark, Lawrence T.
    Gogulamudi, Anudeep R.
    Vashishtha, Vinay
    Gujja, Aditya
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2016, 63 (04) : 2241 - 2249
  • [32] Modeling and optimization for soft-error reliability of sequential circuits
    Miskov-Zivanov, Natasa
    Marculescu, Diana
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (05) : 803 - 816
  • [33] RELIABILITY OF SEMICONDUCTOR RAMS WITH SOFT-ERROR SCRUBBING TECHNIQUES
    YANG, GC
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (05): : 337 - 344
  • [34] Autonomous Soft-Error Tolerance of FPGA Configuration Bits
    Das, Anup
    Venkataraman, Shyamsundar
    Kumar, Akash
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2015, 8 (02)
  • [35] Compensate or Ignore? Meeting Control Robustness Requirements through Adaptive Soft-Error Handling
    Chen, Kuan-Hsun
    Boenninghoff, Bjoern
    Chen, Jian-Jia
    Marwedel, Peter
    [J]. ACM SIGPLAN NOTICES, 2016, 51 (05) : 82 - 91
  • [36] Variability and Soft-error Resilience in Dependable VLSI Platform
    Mitsuyama, Yukio
    Onodera, Hidetoshi
    [J]. 2014 IEEE 23RD ASIAN TEST SYMPOSIUM (ATS), 2014, : 45 - 50
  • [37] Online Soft-Error Vulnerability Estimation for Memory Arrays
    Vijayan, Arunkumar
    Koneru, Abhishek
    Ebrahimi, Mojtaba
    Chakrabarty, Krishnendu
    Tahoori, Mehdi B.
    [J]. 2016 IEEE 34TH VLSI TEST SYMPOSIUM (VTS), 2016,
  • [38] CELL DESIGN CUTS RAM SOFT-ERROR RATE
    LEONARD, M
    [J]. ELECTRONIC DESIGN, 1988, 36 (19) : 29 - 29
  • [39] A Soft-Error Hardened Process Portable Embedded Microprocessor
    Vashishtha, Vinay
    Clark, Lawrence T.
    Chellappa, Srivatsan
    Gogulamudi, Anudeep R.
    Gujja, Aditya
    Farnsworth, Chad
    [J]. 2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
  • [40] Improving Testability and Soft-Error Resilience through Retiming
    Krishnaswamy, Smita
    Markov, Igor L.
    Hayes, John P.
    [J]. DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 508 - +