Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems

被引：9
|
作者：
Leal, Daniel Pinheiro [1 ,4 ]
Sugaya, Midori [2 ]
Amano, Hideharu [3 ]
Ohkawa, Takeshi [4 ]
机构：
[1] Univ Toronto, Toronto, ON, Canada
[2] Shibaura Inst Technol, Tokyo, Japan
[3] Keio Univ, Tokyo, Japan
[4] Tokai Univ, Tokyo, Japan
来源：
2020 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2020) | 2020年
关键词：
FPGA; ROS; ROS2; PYNQ; Hardware accelerator;
D O I：
10.1109/ICFPT51103.2020.00052
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Integrating FPGAs to robot systems can be a demanding task. In this paper we present Forest, an open-source tool that automatically generates ROS2 nodes for high-level synthesis-based FPGA modules, greatly facilitating the integration of FPGAs with other robot components. Forest runs on the PYNQ version 2.5 environment with ROS2 Eloquent and can be used with Xilinx SoCs, such as Xilinx Zynq-7000. The ROS2-FPGA node generated by Forest is evaluated in an image processing task, where the FPGA logic performs a linear contrast stretch on images of three different sizes, and an average speed-up of 36.3x and a performance per watt improvement of 432.2x is observed when compared to a ROS2 node running on a modern CPU.
引用
收藏
页码：292 / 293
页数：2
相关论文
共 50 条
  • [21] High-Level Synthesis of Multiple Dependent CUDA Kernels on FPGA
    Gurumani, Swathi T.
    Cholakkal, Hisham
    Liang, Yun
    Rupnow, Kyle
    Chen, Deming
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 305 - 312
  • [22] Thermal Fingerprinting of FPGA Designs through High-Level Synthesis
    Chen, Jianqi
    Schafer, Benjamin Carrion
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 331 - 334
  • [23] High-Level Synthesis of FPGA Circuits with Multiple Clock Domains
    Ragheb, Omar
    Anderson, Jason H.
    PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018), 2018, : 109 - 116
  • [24] Entropy-Directed Scheduling for FPGA High-Level Synthesis
    Shen, Minghua
    Chen, Hongzheng
    Xiao, Nong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2588 - 2601
  • [25] Low-power high-level synthesis for FPGA architectures
    Chen, DM
    Cong, J
    Fan, YP
    ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 134 - 139
  • [26] Performance Modeling and Directives Optimization for High-Level Synthesis on FPGA
    Zhao, Jieru
    Feng, Liang
    Sinha, Sharad
    Zhang, Wei
    Liang, Yun
    He, Bingsheng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (07) : 1428 - 1441
  • [27] Integration of energy reduction into high-level synthesis by partitioning
    Rettberg, Achim
    Rammig, Franz
    FROM MODEL-DRIVEN DESIGN TO RESOURCE MANAGEMENT FOR DISTRIBUTED EMBEDDED SYSTEMS, 2006, 225 : 225 - +
  • [28] Integration of low power analysis into high-level synthesis
    Rettberg, A
    Kleinjohann, B
    Rammig, FJ
    DESIGN AND ANALYSIS OF DISTRIBUTED EMBEDDED SYSTEMS, 2002, 91 : 195 - 204
  • [29] Allocation of FPGA DSP-Macros in Multi-Process High-Level Synthesis Systems
    Schafer, Benjamin Carrion
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 616 - 621
  • [30] A Dataset Generation for Object Recognition and a Tool for Generating ROS2 FPGA Node
    Amano, Hayato
    Mori, Hayato
    Mizutani, Akinobu
    Ono, Tomohiro
    Yoshimoto, Yuma
    Ohkawa, Takeshi
    Tamukoh, Hakaru
    2021 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT), 2021, : 331 - 334
12345