共 50 条
- [31] System-Level FPGA Device Driver with High-Level Synthesis Support PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 128 - 135
- [32] High Level Synthesis of ROS Protocol Interpretation and Communication Circuit for FPGA 2019 IEEE/ACM 2ND INTERNATIONAL WORKSHOP ON ROBOTICS SOFTWARE ENGINEERING (ROSE 2019), 2019, : 33 - 36
- [33] HIGH-LEVEL SYNTHESIS IMPLEMENTATION OF HEVC 2-D DCT/DST ON FPGA 2017 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2017, : 1547 - 1551
- [34] Latency Analysis of ROS2 Multi-Node Systems 2021 IEEE INTERNATIONAL CONFERENCE ON MULTISENSOR FUSION AND INTEGRATION FOR INTELLIGENT SYSTEMS (MFI), 2021,
- [36] HIGH-LEVEL SYSTEMS - SIMULATION, SPECIFICATION AND SYNTHESIS MICROPROCESSING AND MICROPROGRAMMING, 1986, 18 (1-5): : 241 - 241
- [38] An Open-Source High-Level Fusion Algorithm in ROS for Automated Driving Applications 2022 10TH INTERNATIONAL CONFERENCE IN SOFTWARE ENGINEERING RESEARCH AND INNOVATION, CONISOFT, 2022, : 174 - 181
- [39] High-level power estimation of FPGA 2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 925 - +
- [40] Automated generation of a reprogrammable controller in a high-level synthesis environment CARI'96 - PROCEEDINGS OF THE 3RD AFRICAN CONFERENCE ON RESEARCH IN COMPUTER SCIENCE, 1996, : 629 - 636