Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems

被引:9
|
作者
Leal, Daniel Pinheiro [1 ,4 ]
Sugaya, Midori [2 ]
Amano, Hideharu [3 ]
Ohkawa, Takeshi [4 ]
机构
[1] Univ Toronto, Toronto, ON, Canada
[2] Shibaura Inst Technol, Tokyo, Japan
[3] Keio Univ, Tokyo, Japan
[4] Tokai Univ, Tokyo, Japan
关键词
FPGA; ROS; ROS2; PYNQ; Hardware accelerator;
D O I
10.1109/ICFPT51103.2020.00052
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Integrating FPGAs to robot systems can be a demanding task. In this paper we present Forest, an open-source tool that automatically generates ROS2 nodes for high-level synthesis-based FPGA modules, greatly facilitating the integration of FPGAs with other robot components. Forest runs on the PYNQ version 2.5 environment with ROS2 Eloquent and can be used with Xilinx SoCs, such as Xilinx Zynq-7000. The ROS2-FPGA node generated by Forest is evaluated in an image processing task, where the FPGA logic performs a linear contrast stretch on images of three different sizes, and an average speed-up of 36.3x and a performance per watt improvement of 432.2x is observed when compared to a ROS2 node running on a modern CPU.
引用
收藏
页码:292 / 293
页数:2
相关论文
共 50 条
  • [31] System-Level FPGA Device Driver with High-Level Synthesis Support
    Vipin, Eizhemat
    Shreejith, Shanker
    Gunasekera, Dulitha
    Fahmy, Suhaib A.
    Kapre, Nachiket
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 128 - 135
  • [32] High Level Synthesis of ROS Protocol Interpretation and Communication Circuit for FPGA
    Ohkawa, Takeshi
    Sugata, Yuhei
    Watanabe, Harumi
    Ogura, Nobuhiko
    Ootsu, Kanemitsu
    Yokota, Takashi
    2019 IEEE/ACM 2ND INTERNATIONAL WORKSHOP ON ROBOTICS SOFTWARE ENGINEERING (ROSE 2019), 2019, : 33 - 36
  • [33] HIGH-LEVEL SYNTHESIS IMPLEMENTATION OF HEVC 2-D DCT/DST ON FPGA
    Sjovall, Panu
    Viitamaki, Vili
    Vanne, Jarno
    Hamalainen, Timo D.
    2017 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2017, : 1547 - 1551
  • [34] Latency Analysis of ROS2 Multi-Node Systems
    Kronauer, Tobias
    Pohlmann, Joshwa
    Matthe, Maximilian
    Smejkal, Till
    Fettweis, Gerhard
    2021 IEEE INTERNATIONAL CONFERENCE ON MULTISENSOR FUSION AND INTEGRATION FOR INTELLIGENT SYSTEMS (MFI), 2021,
  • [35] THE HIGH-LEVEL SYNTHESIS OF DIGITAL-SYSTEMS
    MCFARLAND, MC
    PARKER, AC
    CAMPOSANO, R
    PROCEEDINGS OF THE IEEE, 1990, 78 (02) : 301 - 318
  • [36] HIGH-LEVEL SYSTEMS - SIMULATION, SPECIFICATION AND SYNTHESIS
    RAMMIG, F
    MICROPROCESSING AND MICROPROGRAMMING, 1986, 18 (1-5): : 241 - 241
  • [37] High-Level Synthesis Design for Stencil Computations on FPGA with High Bandwidth Memory
    Du, Changdao
    Yamaguchi, Yoshiki
    ELECTRONICS, 2020, 9 (08) : 1 - 19
  • [38] An Open-Source High-Level Fusion Algorithm in ROS for Automated Driving Applications
    Poledna, Yuri
    Reway, Fabio
    Drechsler, Maikol Funk
    Huber, Werner
    Icking, Christian
    Ribeiro, Eduardo Parente
    2022 10TH INTERNATIONAL CONFERENCE IN SOFTWARE ENGINEERING RESEARCH AND INNOVATION, CONISOFT, 2022, : 174 - 181
  • [39] High-level power estimation of FPGA
    Abdelli, Nabil
    Fouilliart, A-M
    Julien, Nathalie
    Senn, Eric
    2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 925 - +
  • [40] Automated generation of a reprogrammable controller in a high-level synthesis environment
    Benmohammed, M
    Kission, P
    Jerraya, AA
    CARI'96 - PROCEEDINGS OF THE 3RD AFRICAN CONFERENCE ON RESEARCH IN COMPUTER SCIENCE, 1996, : 629 - 636