Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems

被引:9
|
作者
Leal, Daniel Pinheiro [1 ,4 ]
Sugaya, Midori [2 ]
Amano, Hideharu [3 ]
Ohkawa, Takeshi [4 ]
机构
[1] Univ Toronto, Toronto, ON, Canada
[2] Shibaura Inst Technol, Tokyo, Japan
[3] Keio Univ, Tokyo, Japan
[4] Tokai Univ, Tokyo, Japan
关键词
FPGA; ROS; ROS2; PYNQ; Hardware accelerator;
D O I
10.1109/ICFPT51103.2020.00052
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Integrating FPGAs to robot systems can be a demanding task. In this paper we present Forest, an open-source tool that automatically generates ROS2 nodes for high-level synthesis-based FPGA modules, greatly facilitating the integration of FPGAs with other robot components. Forest runs on the PYNQ version 2.5 environment with ROS2 Eloquent and can be used with Xilinx SoCs, such as Xilinx Zynq-7000. The ROS2-FPGA node generated by Forest is evaluated in an image processing task, where the FPGA logic performs a linear contrast stretch on images of three different sizes, and an average speed-up of 36.3x and a performance per watt improvement of 432.2x is observed when compared to a ROS2 node running on a modern CPU.
引用
收藏
页码:292 / 293
页数:2
相关论文
共 50 条
  • [41] AN ATTRIBUTE GRAMMAR APPROACH TO HIGH-LEVEL AUTOMATED HARDWARE SYNTHESIS
    ECONOMAKOS, G
    PAPAKONSTANTINOU, G
    TSANAKAS, P
    INFORMATION AND SOFTWARE TECHNOLOGY, 1995, 37 (09) : 493 - 502
  • [42] High-Level Programming of FPGA-Accelerated Systems with Parallel Patterns
    Birath, Bjorn
    Ernstsson, August
    Tinnerholm, John
    Kessler, Christoph
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2024, 52 (04) : 253 - 273
  • [43] FPGA Acceleration of Probabilistic Sentential Decision Diagrams with High-level Synthesis
    Choi, Young-Kyu
    Santillana, Carlos
    Shen, Yujia
    Darwiche, Adnan
    Cong, Jason
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2023, 16 (02)
  • [44] FPGA acceleration analysis of LibSVM predictors based on high-level synthesis
    Lucas Leiva
    Martín Vázquez
    Jordina Torrents-Barrena
    The Journal of Supercomputing, 2022, 78 : 14137 - 14163
  • [45] High-Level Synthesis for FPGA Design Based-SLAM Application
    Abouzahir, Mohamed
    Elouardi, Abdelhafid
    Bouaziz, Samir
    Hammami, Omar
    Ali, Ismail
    2016 IEEE/ACS 13TH INTERNATIONAL CONFERENCE OF COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2016,
  • [46] Distributed control for reconfigurable FPGA systems: a high-level design approach
    Trabelsi, Chiraz
    Meftali, Samy
    Dekeyser, Jean-Luc
    2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2012,
  • [47] High-Level Description and Synthesis of Floating-Point Accumulators on FPGA
    Daigneault, Marc-Andre
    David, Jean Pierre
    2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 206 - 209
  • [48] FPGA acceleration analysis of LibSVM predictors based on high-level synthesis
    Leiva, Lucas
    Vazquez, Martin
    Torrents-Barrena, Jordina
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (12): : 14137 - 14163
  • [49] Multi-Pumping for Resource Reduction in FPGA High-Level Synthesis
    Canis, Andrew
    Anderson, Jason H.
    Brown, Stephen D.
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 194 - 197
  • [50] High-level synthesis-based approach for CNN acceleration on FPGA
    Hosseiny, Adib
    Jahanirad, Hadi
    2023 5TH IRANIAN INTERNATIONAL CONFERENCE ON MICROELECTRONICS, IICM, 2023, : 77 - 81