Distributed control for reconfigurable FPGA systems: a high-level design approach

被引:0
|
作者
Trabelsi, Chiraz [1 ]
Meftali, Samy [1 ]
Dekeyser, Jean-Luc [1 ]
机构
[1] Univ Lille 1, INRIA Lille Nord Europe, LIFL, Lille, France
关键词
Distributed control; high-level modeling; UML MARTE; reconfiguration control; partial dynamic reconfiguration; FPGA;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Due to their exponential complexity, designing adaptation control for Reconfigurable Systems-on-Chip (RSoC) is becoming one of the most challenging tasks, resulting in longer design cycles and increased time-to-market. This paper addresses this issue and proposes a novel adaptation control design approach for FPGA-based reconfigurable systems aiming to increase design productivity. This approach combines control distribution and high-level modeling in order to decrease design complexity and enhance design reuse and scalability. Control distribution is based on allocating local control aspects (monitoring, decision and reconfiguration) to distributed controllers, while respecting global system constraints/objectives using a coordinator. High-level modeling makes use of Model-Driven Engineering and the MARTE (Modeling and Analysis of Real-Time and Embedded Systems) standard in order to move from high level models to automatic code generation, which significantly simplifies the control design. The proposed design approach is integrated in a model-driven RSoC design flow and allows to model adaptation aspects at different design levels: application, architecture, allocation and deployment, which allows to target a wide range of control requirements. In order to validate our approach, a video processing application was implemented on a reconfigurable system that contained four distributed hardware controllers.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] ReShape: Towards a High-Level Approach to Design and Operation of Modular Reconfigurable Systems
    Neely, Christopher E.
    Brebner, Gordon
    Shang, Weijia
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2013, 6 (01)
  • [2] A combined approach to high-level synthesis for dynamically reconfigurable systems
    Meribout, M
    Motomura, M
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (12) : 1508 - 1522
  • [3] A High-Level Programming Approach for Distributed Systems with Accelerators
    Steuwer, Michel
    Kegel, Philipp
    Gorlatch, Sergei
    [J]. NEW TRENDS IN SOFTWARE METHODOLOGIES, TOOLS AND TECHNIQUES, 2012, 246 : 430 - 441
  • [4] Model-Driven design flow for distributed control in reconfigurable FPGA systems
    Trabelsi, Chiraz
    Meftali, Samy
    ben Atitallah, Rabie
    Dekeyser, Jean-Luc
    [J]. PROCEEDINGS OF THE 2014 CONFERENCE ON DESIGN AND ARCHITECTURES FOR SIGNAL AND IMAGE PROCESSING, 2014,
  • [5] FPGA Analysis Tool: High-Level Flows for Low-Level Design Analysis in Reconfigurable Computing
    Kepa, Krzysztof
    Morgan, Fearghal
    Kosciuszkiewicz, Krzysztof
    Braun, Lars
    Huebner, Michael
    Becker, Juergen
    [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 62 - +
  • [6] AN APPROACH TO HIGH-LEVEL DEBUGGING OF DISTRIBUTED SYSTEMS (PRELIMINARY DRAFT)
    BATES, P
    WILEDEN, JC
    [J]. SIGPLAN NOTICES, 1983, 18 (08): : 107 - 111
  • [7] HIGH-LEVEL DEBUGGING OF DISTRIBUTED SYSTEMS - THE BEHAVIORAL ABSTRACTION APPROACH
    BATES, PC
    WILEDEN, JC
    [J]. JOURNAL OF SYSTEMS AND SOFTWARE, 1983, 3 (04) : 255 - 264
  • [8] Reconfigurable design automation by high-level exploration
    Todman, Tim
    Luk, Wayne
    [J]. 2012 IEEE 23RD INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2012, : 185 - 188
  • [9] High-Level Synthesis for the Design of FPGA-based Signal Processing Systems
    Casseau, Emmanuel
    Le Gal, Bertrand
    [J]. 2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 25 - +
  • [10] Using flowpaths for the high-level synthesis of reconfigurable systems
    Hanna, DM
    Haskell, RE
    [J]. ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 273 - 279