Distributed control for reconfigurable FPGA systems: a high-level design approach

被引:0
|
作者
Trabelsi, Chiraz [1 ]
Meftali, Samy [1 ]
Dekeyser, Jean-Luc [1 ]
机构
[1] Univ Lille 1, INRIA Lille Nord Europe, LIFL, Lille, France
关键词
Distributed control; high-level modeling; UML MARTE; reconfiguration control; partial dynamic reconfiguration; FPGA;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Due to their exponential complexity, designing adaptation control for Reconfigurable Systems-on-Chip (RSoC) is becoming one of the most challenging tasks, resulting in longer design cycles and increased time-to-market. This paper addresses this issue and proposes a novel adaptation control design approach for FPGA-based reconfigurable systems aiming to increase design productivity. This approach combines control distribution and high-level modeling in order to decrease design complexity and enhance design reuse and scalability. Control distribution is based on allocating local control aspects (monitoring, decision and reconfiguration) to distributed controllers, while respecting global system constraints/objectives using a coordinator. High-level modeling makes use of Model-Driven Engineering and the MARTE (Modeling and Analysis of Real-Time and Embedded Systems) standard in order to move from high level models to automatic code generation, which significantly simplifies the control design. The proposed design approach is integrated in a model-driven RSoC design flow and allows to model adaptation aspects at different design levels: application, architecture, allocation and deployment, which allows to target a wide range of control requirements. In order to validate our approach, a video processing application was implemented on a reconfigurable system that contained four distributed hardware controllers.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] Integration of High-Level Synthesis to the Courses on Reconfigurable Digital Systems
    Skliarova, I.
    Sklyarov, V.
    Sudnitson, A.
    Kruus, M.
    [J]. 2015 8TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2015, : 166 - 171
  • [22] Automatic High-Level Hardware Checkpoint Selection for Reconfigurable Systems
    Bourge, Alban
    Muller, Olivier
    Rousseau, Frederic
    [J]. 2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 155 - 158
  • [23] High-level framework for solving systems of the PDEs on distributed systems
    Pankevych, Yevhen
    Farenyuk, Oleg
    [J]. 2023 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE, HPEC, 2023,
  • [24] FPGA high-level design methodology comes into its own
    Kresta, D
    Johnson, T
    [J]. ELECTRONIC DESIGN, 1999, 47 (12) : 57 - +
  • [25] High-Level Abstractions and Modular Debugging for FPGA Design Validation
    Iskander, Yousef
    Patterson, Cameron
    Craven, Stephen
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (01)
  • [26] NIL: A high-level language for distributed systems programming
    Parr, FN
    Strom, RE
    [J]. IBM SYSTEMS JOURNAL, 1999, 38 (2-3) : 181 - 197
  • [27] NIL - A HIGH-LEVEL LANGUAGE FOR DISTRIBUTED SYSTEMS PROGRAMMING
    PARR, FN
    STROM, RE
    [J]. IBM SYSTEMS JOURNAL, 1983, 22 (1-2) : 111 - 127
  • [28] FPGA Design of Numerical Methods for the Robotic Motion Control Task exploiting High-Level Synthesis
    Schwiegelshohn, Fynn
    Kaestner, Florian
    Huebner, Michael
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON THE SCIENCE OF ELECTRICAL ENGINEERING (ICSEE), 2016,
  • [29] Design of parallel and distributed systems with high-level Petri nets using case technology
    Mikolajczak, B
    Rumbut, JT
    [J]. INFORMATION INTELLIGENCE AND SYSTEMS, VOLS 1-4, 1996, : 2288 - 2293
  • [30] Novel approach to reconfigurable control systems design
    Dhayagude, N
    Gao, ZQ
    [J]. JOURNAL OF GUIDANCE CONTROL AND DYNAMICS, 1996, 19 (04) : 963 - 967