Distributed control for reconfigurable FPGA systems: a high-level design approach

被引:0
|
作者
Trabelsi, Chiraz [1 ]
Meftali, Samy [1 ]
Dekeyser, Jean-Luc [1 ]
机构
[1] Univ Lille 1, INRIA Lille Nord Europe, LIFL, Lille, France
关键词
Distributed control; high-level modeling; UML MARTE; reconfiguration control; partial dynamic reconfiguration; FPGA;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Due to their exponential complexity, designing adaptation control for Reconfigurable Systems-on-Chip (RSoC) is becoming one of the most challenging tasks, resulting in longer design cycles and increased time-to-market. This paper addresses this issue and proposes a novel adaptation control design approach for FPGA-based reconfigurable systems aiming to increase design productivity. This approach combines control distribution and high-level modeling in order to decrease design complexity and enhance design reuse and scalability. Control distribution is based on allocating local control aspects (monitoring, decision and reconfiguration) to distributed controllers, while respecting global system constraints/objectives using a coordinator. High-level modeling makes use of Model-Driven Engineering and the MARTE (Modeling and Analysis of Real-Time and Embedded Systems) standard in order to move from high level models to automatic code generation, which significantly simplifies the control design. The proposed design approach is integrated in a model-driven RSoC design flow and allows to model adaptation aspects at different design levels: application, architecture, allocation and deployment, which allows to target a wide range of control requirements. In order to validate our approach, a video processing application was implemented on a reconfigurable system that contained four distributed hardware controllers.
引用
收藏
页数:8
相关论文
共 50 条
  • [31] Coordinated Voltage Regulator Control in Systems with High-level Penetration of Distributed Energy Resources
    Mandavi, Shahrzad
    Dimitrovski, Aleksandar
    [J]. 2019 51ST NORTH AMERICAN POWER SYMPOSIUM (NAPS), 2019,
  • [32] DESIGN CONTROL IN A HIGH-LEVEL SYNTHESIS SYSTEM
    MOZOS, D
    SEPTIEN, J
    TIRADO, F
    HERMIDA, R
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1992, 34 (1-5): : 93 - 96
  • [33] High-Level Synthesis Design for Stencil Computations on FPGA with High Bandwidth Memory
    Du, Changdao
    Yamaguchi, Yoshiki
    [J]. ELECTRONICS, 2020, 9 (08) : 1 - 19
  • [34] A simulated annealing approach for high-level synthesis with reconfigurable functional units
    Alves, JC
    Matos, JS
    [J]. 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 314 - 317
  • [35] High-level language extensions for run-time reconfigurable systems
    Lee, TK
    Derbyshire, A
    Luk, W
    Cheung, PYK
    [J]. 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 144 - 151
  • [36] High-level partitioning of digital systems based on dynamically reconfigurable devices
    Kielbik, R
    Moreno, JM
    Napieralski, A
    Jablonski, G
    Szymanski, T
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 271 - 280
  • [37] FPGA based Reconfigurable Computing Systems: A New Design Approach - A Review
    Vijayalaxmi
    Adiga, Chandrashekhar S.
    Harish, S., V
    [J]. MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 4272 - +
  • [38] High-Level Synthesis Toolchain Theseus for Multichip Reconfigurable Computer Systems
    Dordopulo, Aleksey I.
    Levin, Ilya I.
    Gudkov, Vyacheslav A.
    Gulenok, Andrey A.
    [J]. Supercomputing Frontiers and Innovations, 2023, 10 (02) : 18 - 31
  • [39] Aging-aware High-level Physical Planning for Reconfigurable Systems
    Ghaderi, Zana
    Bozorgzadeh, Eli
    [J]. 2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 631 - 636
  • [40] High-Level Control Methods for Autonomous Systems
    Jiang, Zhesheng
    Ordonez, Raul
    Zhu, Jian
    [J]. PROCEEDINGS OF THE IEEE 2010 NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON), 2010, : 354 - 357