Distributed control for reconfigurable FPGA systems: a high-level design approach

被引:0
|
作者
Trabelsi, Chiraz [1 ]
Meftali, Samy [1 ]
Dekeyser, Jean-Luc [1 ]
机构
[1] Univ Lille 1, INRIA Lille Nord Europe, LIFL, Lille, France
关键词
Distributed control; high-level modeling; UML MARTE; reconfiguration control; partial dynamic reconfiguration; FPGA;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Due to their exponential complexity, designing adaptation control for Reconfigurable Systems-on-Chip (RSoC) is becoming one of the most challenging tasks, resulting in longer design cycles and increased time-to-market. This paper addresses this issue and proposes a novel adaptation control design approach for FPGA-based reconfigurable systems aiming to increase design productivity. This approach combines control distribution and high-level modeling in order to decrease design complexity and enhance design reuse and scalability. Control distribution is based on allocating local control aspects (monitoring, decision and reconfiguration) to distributed controllers, while respecting global system constraints/objectives using a coordinator. High-level modeling makes use of Model-Driven Engineering and the MARTE (Modeling and Analysis of Real-Time and Embedded Systems) standard in order to move from high level models to automatic code generation, which significantly simplifies the control design. The proposed design approach is integrated in a model-driven RSoC design flow and allows to model adaptation aspects at different design levels: application, architecture, allocation and deployment, which allows to target a wide range of control requirements. In order to validate our approach, a video processing application was implemented on a reconfigurable system that contained four distributed hardware controllers.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] High-Level Synthesis for FPGA Design Based-SLAM Application
    Abouzahir, Mohamed
    Elouardi, Abdelhafid
    Bouaziz, Samir
    Hammami, Omar
    Ali, Ismail
    [J]. 2016 IEEE/ACS 13TH INTERNATIONAL CONFERENCE OF COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2016,
  • [42] High-level power estimation of FPGA
    Abdelli, Nabil
    Fouilliart, A-M
    Julien, Nathalie
    Senn, Eric
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 925 - +
  • [43] High-level Performance Estimation of Image Processing Design Using FPGA
    Mars, S.
    El Mourabit, A.
    Moussa, A.
    Asrih, Z.
    El Hajjouji, I.
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL AND INFORMATION TECHNOLOGIES (ICEIT), 2016, : 543 - 546
  • [44] High-level Design Environments for FPGA-based Content Processing
    Cheng, Kevin C. S.
    Fleury, Martin
    [J]. PROCEEDINGS OF 2008 IEEE/ASME INTERNATIONAL CONFERENCE ON MECHATRONIC AND EMBEDDED SYSTEMS AND APPLICATIONS, 2008, : 249 - 254
  • [45] High-Level Design for Image Processing on FPGA Using Xilinx AccelDSP
    Said, Yahia
    Saidani, Taoufik
    Atri, Mohamed
    [J]. 2014 WORLD CONGRESS ON COMPUTER APPLICATIONS AND INFORMATION SYSTEMS (WCCAIS), 2014,
  • [46] High-level design tools for FPGA-based combinatorial accelerators
    Sklyarov, V
    Skliarova, I
    Almeida, P
    Almeida, M
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 976 - 979
  • [47] High-level synthesis-based approach for CNN acceleration on FPGA
    Hosseiny, Adib
    Jahanirad, Hadi
    [J]. 2023 5TH IRANIAN INTERNATIONAL CONFERENCE ON MICROELECTRONICS, IICM, 2023, : 77 - 81
  • [48] High-level FPGA Design of Deep Learning Hyperspectral Anomaly Detection
    Boyle, Samuel
    Gunderson, Aksel
    Orlandic, Milica
    [J]. 2023 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE, NORCAS, 2023,
  • [49] Acute: High-level programming language design for distributed computation
    Sewell, Peter
    Leifer, James J.
    Wansbrough, Keith
    Nardelli, Francesco Zappa
    Allen-Williams, Mair
    Habouzit, Pierre
    Vafeiadis, Viktor
    [J]. JOURNAL OF FUNCTIONAL PROGRAMMING, 2007, 17 : 547 - 612
  • [50] Acute: High-level programming language design for distributed computation
    Sewell, P
    Leifer, JJ
    Wansbrough, K
    Nardelli, FZ
    Allen-Williams, M
    Habouzit, P
    Vafeiadis, V
    [J]. ACM SIGPLAN NOTICES, 2005, 40 (09) : 15 - 26