共 50 条
- [1] Balanced scheduling and operation, chaining in high-level synthesis for FPGA designs [J]. ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 595 - +
- [2] Power-Aware High-Level Synthesis Flow for Mapping FPGA Designs [J]. 2019 MORATUWA ENGINEERING RESEARCH CONFERENCE (MERCON) / 5TH INTERNATIONAL MULTIDISCIPLINARY ENGINEERING RESEARCH CONFERENCE, 2019, : 228 - 233
- [3] HLScope: High-Level Performance Debugging for FPGA Designs [J]. 2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 125 - 128
- [5] Enhanced Source-Level Instrumentation for FPGA In-System Debug of High-Level Synthesis Designs [J]. 2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2016, : 109 - 116
- [7] A Floorplan-Aware High-level Synthesis Algorithm for Multiplexer Reduction Targeting FPGA Designs [J]. 2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 244 - 247
- [8] Accelerating RNN on FPGA with Efficient Conversion of High-Level Designs to RTL [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON BIG DATA (BIG DATA), 2019, : 3355 - 3364
- [9] High-level test synthesis for behavioral and structural designs [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (02): : 167 - 188
- [10] High-Level Test Synthesis for Behavioral and Structural Designs [J]. Journal of Electronic Testing, 1998, 13 : 167 - 188