Thermal Fingerprinting of FPGA Designs through High-Level Synthesis

被引:1
|
作者
Chen, Jianqi [1 ]
Schafer, Benjamin Carrion [1 ]
机构
[1] Univ Texas Dallas, Dept Elect & Comp Engn, Richardson, TX 75083 USA
关键词
High-Level Synthesis; Design Space Exploration; Temperature; Fingerprinting; FPGAs;
D O I
10.1145/3299874.3318030
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This work investigates if temperature can be used to fingerprint FPGA designs and presents a method to generate a large number of functionally equivalent FPGA designs such that each design has a unique distinguishable thermal signature. The main methodology behind this work is based on the design space exploration of each hardware accelerator in the design specified as a behavioral description (e.g. ANSI-C, C++ or SystemC) to obtain a trade-off curve of designs with unique area vs. performance trade-offs as well as a third dimension that consists of the difference in their thermal profile. Experimental results, prototyping different hardware accelerators on a FPGA, and using a high resolution infrared camera, show the usability of our proposed method, which is able to distinguish between the different design versions and hence can serve to detect if an FPGA design is unlawfully being used.
引用
收藏
页码:331 / 334
页数:4
相关论文
共 50 条
  • [1] Balanced scheduling and operation, chaining in high-level synthesis for FPGA designs
    Zaretsky, David C.
    Mittal, Gaurav
    Dick, Robert P.
    Banerjee, Prith
    [J]. ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 595 - +
  • [2] Power-Aware High-Level Synthesis Flow for Mapping FPGA Designs
    Kanewala, Udaree
    Gamlath, Kesara
    Ramanayake, Hasindu
    Herath, Kalindu
    Nawinne, Isuru
    Ragel, Roshan
    [J]. 2019 MORATUWA ENGINEERING RESEARCH CONFERENCE (MERCON) / 5TH INTERNATIONAL MULTIDISCIPLINARY ENGINEERING RESEARCH CONFERENCE, 2019, : 228 - 233
  • [3] HLScope: High-Level Performance Debugging for FPGA Designs
    Choi, Young-Kyu
    Cong, Jason
    [J]. 2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 125 - 128
  • [4] High-Level Synthesis through metaheuristics and LUTs optimization in FPGA devices
    Fernandez de Bulnes, Darian Reyes
    Dibene Simental, Juan Carlos
    Maldonado, Yazmin
    Trujillo, Leonardo
    [J]. AI COMMUNICATIONS, 2017, 30 (02) : 151 - 168
  • [5] Enhanced Source-Level Instrumentation for FPGA In-System Debug of High-Level Synthesis Designs
    Pinilla, Jose P.
    Wilton, Steven J. E.
    [J]. 2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2016, : 109 - 116
  • [6] A Floorplan-Driven High-Level Synthesis Algorithm for Multiplexer Reduction Targeting FPGA Designs
    Fujiwara, Koichi
    Kawamura, Kazushi
    Abe, Shin-ya
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (07) : 1392 - 1405
  • [7] A Floorplan-Aware High-level Synthesis Algorithm for Multiplexer Reduction Targeting FPGA Designs
    Fujiwara, Koichi
    Abe, Shinya
    Kawamura, Kazushi
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. 2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 244 - 247
  • [8] Accelerating RNN on FPGA with Efficient Conversion of High-Level Designs to RTL
    Li, Zongze
    Fu, Song
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON BIG DATA (BIG DATA), 2019, : 3355 - 3364
  • [9] High-level test synthesis for behavioral and structural designs
    Papachristou, CA
    Baklashov, M
    Lai, K
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (02): : 167 - 188
  • [10] High-Level Test Synthesis for Behavioral and Structural Designs
    Christos A. Papachristou
    Mikhail Baklashov
    Kowen Lai
    [J]. Journal of Electronic Testing, 1998, 13 : 167 - 188