Analytical Model and Optimization for Variable Drift Region Width SOI LDMOS Device

被引：9
|
作者：
Wang, Ying [1 ]
Meng, Xiong-Fei [2 ]
Tang, Pan-Pan [2 ]
Cui, Su-Fen [2 ]
机构：
[1] Hangzhou Dianzi Univ, Key Lab RF Circuits & Syst, Minist Educ, Hangzhou 310018, Zhejiang, Peoples R China
[2] Harbin Engn Univ, Coll Informat & Commun Engn, Harbin 310018, Peoples R China
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2016年 / 63卷 / 11期
基金：
中国国家自然科学基金;
关键词：
Analytical model; equivalent drift; silicon-on-insulator lateral double-diffused MOS (SOI LDMOS); TRANSISTORS;
D O I：
10.1109/TED.2016.2607423
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we propose an analytical model for the variable drift region width (VDRW) silicon-on-insulator lateral double-diffused MOS (SOI LDMOS) device. Using the proposed model, for example, the breakdown voltage 375 V of VDRW SOI LDMOS is obtained with a 18-mu m drift region length, while the average value of the surface electric field can reach 20.8 V/mu m. A 3-D device simulator, Sentaurus, is used to investigate the performance of the VDRW structure. By analyzing the simulation results and the analytical values, it is proven that the proposed model can effectively optimize the doping profile and accurately forecast the breakdown voltage.
引用
收藏
页码：4352 / 4358
页数：7
相关论文
共 50 条
  • [1] A new analytical model for optimizing SOI LDMOS with step doped drift region
    Guo, Yufeng
    Li, Zhaoji
    Zhang, Bo
    MICROELECTRONICS JOURNAL, 2006, 37 (09) : 861 - 866
  • [2] Novel SOI LDMOS with Step Width Drift Region Using High-k Dielectric
    Yao J.-F.
    Guo Y.-F.
    Li M.
    Wang Z.-X.
    Hu S.-W.
    Xia T.
    1781, Chinese Institute of Electronics (46): : 1781 - 1786
  • [3] A Novel RF SOI LDMOS with a Raised Drift Region
    Xu, Qin
    Guo, Yufeng
    Zhang, Ying
    Liu, Leilei
    Yao, Jiafei
    Sheu, Gene
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 668 - 672
  • [4] Analytical model for the piecewise linearly graded doping drift region in LDMOS
    Sun, Weifeng
    Yi, Yangbo
    Lu, Shengli
    Shi, Longxing
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2006, 27 (06): : 976 - 981
  • [5] Preliminary study and design for variation of lateral width SOI LDMOS device
    Wang, Ying
    Meng, Xiong-fei
    Cui, Su-fen
    SOLID-STATE ELECTRONICS, 2016, 116 : 65 - 69
  • [6] Analytical model for minimum drift region length of SOI RESURF diodes
    Ajou Univ, Suwon-City, Korea, Republic of
    IEEE Electron Device Lett, 1 (22-24):
  • [7] An analytical model for minimum drift region length of SOI RESURF diodes
    Chung, SK
    Han, SY
    Shin, JC
    Choi, YI
    Kim, SB
    IEEE ELECTRON DEVICE LETTERS, 1996, 17 (01) : 22 - 24
  • [8] Low Specific On-resistance SOI LDMOS Device with P+P-top Layer in the Drift Region
    Yao, Jia-Fei
    Guo, Yu-Feng
    Xu, Guang-Ming
    Hua, Ting-Ting
    Lin, Hong
    Xiao, Jian
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2014, 14 (05) : 673 - 681
  • [9] Analytical model of buried air partial SOI LDMOS
    Xing, Jingyu
    Duan, Baoxing
    Dong, Ziming
    Wang, Xiameng
    Yang, Yintang
    SUPERLATTICES AND MICROSTRUCTURES, 2019, 132
  • [10] Continuous and analytical surface potential model for SOI LDMOS
    Xu, Wenjie
    Sun, Lingling
    Liu, Jun
    Li, Wenjun
    Zhang, Haipeng
    Wu, Yanming
    He, Jia
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2007, 28 (11): : 1712 - 1716
12345