Analytical Model and Optimization for Variable Drift Region Width SOI LDMOS Device

被引：9
|
作者：
Wang, Ying [1 ]
Meng, Xiong-Fei [2 ]
Tang, Pan-Pan [2 ]
Cui, Su-Fen [2 ]
机构：
[1] Hangzhou Dianzi Univ, Key Lab RF Circuits & Syst, Minist Educ, Hangzhou 310018, Zhejiang, Peoples R China
[2] Harbin Engn Univ, Coll Informat & Commun Engn, Harbin 310018, Peoples R China
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2016年 / 63卷 / 11期
基金：
中国国家自然科学基金;
关键词：
Analytical model; equivalent drift; silicon-on-insulator lateral double-diffused MOS (SOI LDMOS); TRANSISTORS;
D O I：
10.1109/TED.2016.2607423
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we propose an analytical model for the variable drift region width (VDRW) silicon-on-insulator lateral double-diffused MOS (SOI LDMOS) device. Using the proposed model, for example, the breakdown voltage 375 V of VDRW SOI LDMOS is obtained with a 18-mu m drift region length, while the average value of the surface electric field can reach 20.8 V/mu m. A 3-D device simulator, Sentaurus, is used to investigate the performance of the VDRW structure. By analyzing the simulation results and the analytical values, it is proven that the proposed model can effectively optimize the doping profile and accurately forecast the breakdown voltage.
引用
收藏
页码：4352 / 4358
页数：7
相关论文
共 50 条
  • [41] An analytical model to predict the short-circuit thermal failure in SOI LDMOS with linear doping profile
    Roig, J
    Flores, D
    Jordà, X
    Urresti, J
    Vellvehi, M
    Rebollo, J
    Millán, J
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 137 - 140
  • [42] The Effect of Dual Dummy Gate in the Drift Region on the on-State Performance of SOI-LDMOS Transistor for Power Amplifier Application
    Sahoo, Jagamohan
    Mahapatra, Rajat
    SILICON, 2022, 14 (05) : 2039 - 2050
  • [43] Novel silicon-on-insulator lateral power device with step width drift region
    Yao, Jia-fei
    Guo, Yu-feng
    Zhang, Jun
    Lin, Hong
    Xia, Xiao-juan
    SUPERLATTICES AND MICROSTRUCTURES, 2015, 85 : 173 - 179
  • [44] Step thickness drift region automatic design of SOI LDMOS using physics-inspired constrained simulated annealing algorithm
    Chen, Jing
    Guo, Jiajun
    Yao, Qing
    Yang, Kemeng
    Zhang, Jun
    Yao, Jiafei
    Guo, Yufeng
    MICROELECTRONICS JOURNAL, 2024, 153
  • [45] The Effect of Dual Dummy Gate in the Drift Region on the on-State Performance of SOI-LDMOS Transistor for Power Amplifier Application
    Jagamohan Sahoo
    Rajat Mahapatra
    Silicon, 2022, 14 : 2039 - 2050
  • [46] 3D analytical model for the SOI LDMOS with alternating silicon and high-k dielectric pillars
    Yao, Jia-fei
    Guo, Yu-feng
    Xia, Tian
    Zhang, Jun
    Lin, Hong
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 96 : 95 - 103
  • [47] An analytical model for the vertical electric field distribution and optimization of high voltage REBULF LDMOS
    胡夏融
    吕瑞
    Chinese Physics B, 2014, 23 (12) : 548 - 553
  • [48] ANALYTICAL DEVICE MODEL OF SOI MOSFETS INCLUDING SELF-HEATING EFFECT
    YASUDA, N
    UENO, S
    TANIGUCHI, K
    HAMAGUCHI, C
    YAMAGUCHI, Y
    NISHIMURA, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1991, 30 (12B): : 3677 - 3684
  • [49] An analytical model for the vertical electric field distribution and optimization of high voltage REBULF LDMOS
    Hu Xia-Rong
    Lu Rui
    CHINESE PHYSICS B, 2014, 23 (12)
  • [50] A High-Voltage (>600 V) N-Island LDMOS With Step-Doped Drift Region in Partial SOI Technology
    Hu, Yue
    Wang, Hao
    Du, Caixia
    Ma, Miaomiao
    Chan, Mansun
    He, Jin
    Wang, Gaofeng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 1969 - 1976
12345