Analytical Model and Optimization for Variable Drift Region Width SOI LDMOS Device

被引：9
|
作者：
Wang, Ying [1 ]
Meng, Xiong-Fei [2 ]
Tang, Pan-Pan [2 ]
Cui, Su-Fen [2 ]
机构：
[1] Hangzhou Dianzi Univ, Key Lab RF Circuits & Syst, Minist Educ, Hangzhou 310018, Zhejiang, Peoples R China
[2] Harbin Engn Univ, Coll Informat & Commun Engn, Harbin 310018, Peoples R China
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2016年 / 63卷 / 11期
基金：
中国国家自然科学基金;
关键词：
Analytical model; equivalent drift; silicon-on-insulator lateral double-diffused MOS (SOI LDMOS); TRANSISTORS;
D O I：
10.1109/TED.2016.2607423
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we propose an analytical model for the variable drift region width (VDRW) silicon-on-insulator lateral double-diffused MOS (SOI LDMOS) device. Using the proposed model, for example, the breakdown voltage 375 V of VDRW SOI LDMOS is obtained with a 18-mu m drift region length, while the average value of the surface electric field can reach 20.8 V/mu m. A 3-D device simulator, Sentaurus, is used to investigate the performance of the VDRW structure. By analyzing the simulation results and the analytical values, it is proven that the proposed model can effectively optimize the doping profile and accurately forecast the breakdown voltage.
引用
收藏
页码：4352 / 4358
页数：7
相关论文
共 50 条
  • [21] Novel 700 V high-voltage SOI LDMOS structure with folded drift region
    李琦
    李海鸥
    翟江辉
    唐宁
    Journal of Semiconductors, 2015, 36 (02) : 91 - 95
  • [22] A New 600V Partial SOI LDMOS with Step-doped Drift Region
    Hu, Yue
    Wang, Hao
    Du, Caixia
    Du, Yuzhun
    Deng, Peigang
    He, Jin
    Song, Lei
    Zhou, Haiqin
    Wu, Yong
    PROCEEDINGS OF THE SIXTH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ASQED 2015, 2015, : 161 - 165
  • [23] Analytical Model for the SOI Lateral Power Device With Step Width Technique and High-k Dielectric
    Yao, Jiafei
    Guo, Yufeng
    Yang, Kemeng
    Du, Lin
    Zhang, Jun
    Xia, Tian
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (07) : 3055 - 3059
  • [24] A new SOI high-voltage device with a step-thickness drift region and its analytical model for the electric field and breakdown voltage
    Luo, Xiaorong
    Zhang, Wei
    Zhang, Bo
    Li, Zhaoji
    Yang, Shouguo
    Zhan, Zhan
    Fu, Daping
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2008, 23 (03)
  • [25] Investigation of a novel SOI LDMOS using p plus buried islands in the drift region by numerical simulations
    Lei, Jianmei
    Hu, Shengdong
    Yang, Dong
    Huang, Ye
    Yuan, Qi
    Guo, Jingwei
    Zeng, Linghui
    Wang, Siqi
    Yang, Xuan
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (02) : 646 - 652
  • [26] Investigation of a novel SOI LDMOS using p+ buried islands in the drift region by numerical simulations
    Jianmei Lei
    Shengdong Hu
    Dong Yang
    Ye Huang
    Qi Yuan
    Jingwei Guo
    Linghui Zeng
    Siqi Wang
    Xuan Yang
    Journal of Computational Electronics, 2018, 17 : 646 - 652
  • [27] A novel substrate Voltage-assisted RESURF technique in SOI LDMOS with a heavily doped drift region
    Li, Man
    Wang, Ze
    Wang, Zixuan
    Guo, Yufeng
    Zhang, Jun
    Yao, Jiafei
    Zhang, Maolin
    Tang, Weihua
    SOLID-STATE ELECTRONICS, 2023, 207
  • [28] Numerical investigation on buried gate and drift region with P-type blocks in trench SOI LDMOS
    Hu, Yue
    Wang, Tianci
    Wu, Changmiao
    Wang, Jing
    Cheng, Yuhua
    Zhao, Wen-sheng
    Wang, Gaofeng
    MICROELECTRONICS JOURNAL, 2025, 156
  • [29] Analytical model for the ideal breakdown voltage and optimum doping profile of SOI RESURF LDMOS
    He, J
    Zhang, X
    Huang, R
    Wang, YY
    CHINESE JOURNAL OF ELECTRONICS, 2001, 10 (02): : 210 - 213
  • [30] Improving breakdown voltage performance of SOI power device with folded drift region
    Li, Qi
    Li, Hai-Ou
    Huang, Ping-Jiang
    Xiao, Gong-Li
    Yang, Nian-Jiong
    CHINESE PHYSICS B, 2016, 25 (07)
12345