Analytical model of buried air partial SOI LDMOS

被引:4
|
作者
Xing, Jingyu [1 ]
Duan, Baoxing [1 ]
Dong, Ziming [1 ]
Wang, Xiameng [1 ]
Yang, Yintang [1 ]
机构
[1] Xidian Univ, Sch Microelect, Xian 710071, Shaanxi, Peoples R China
基金
中国国家自然科学基金;
关键词
Analytical model; Air partial silicon-on-insulator; Surface electric field; Electric field modulation; BREAKDOWN VOLTAGE; FIELD; TECHNOLOGY;
D O I
10.1016/j.spmi.2019.106162
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
A two-dimensional analytical model has been proposed for the Air Partial Silicon-On-Insulator (APSOI) LDMOS in this paper for the first time. The analytical solutions for the device are derived on the basis of the two-dimensional Poisson equation. An electric field modulation model that takes into account both the lateral and vertical electric field is proposed. The surface electric field is modulated through the variation of buried layer parameters with electric field modulation effect. Under the same simulation parameters, the breakdown voltage of APSOI LDMOS is 140% higher than that of traditional SOI and 93% higher than that of the traditional Silicon-On-Insulator structure with Step-Doped Drift region (SDDSOI). Also, it has been researched that the role of the key structural parameter in device performance is consistent with the expected results of the model, which proves that the effectiveness of electric field modulation effect and our model has guiding significance for device parameter optimization.
引用
收藏
页数:11
相关论文
共 50 条
  • [1] Analytical breakdown voltage model for a partial SOI-LDMOS transistor with a buried oxide step structure
    Jagamohan Sahoo
    Rajat Mahapatra
    Journal of Computational Electronics, 2021, 20 : 1711 - 1720
  • [2] Analytical breakdown voltage model for a partial SOI-LDMOS transistor with a buried oxide step structure
    Sahoo, Jagamohan
    Mahapatra, Rajat
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (05) : 1711 - 1720
  • [3] Continuous and analytical surface potential model for SOI LDMOS
    Xu, Wenjie
    Sun, Lingling
    Liu, Jun
    Li, Wenjun
    Zhang, Haipeng
    Wu, Yanming
    He, Jia
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2007, 28 (11): : 1712 - 1716
  • [4] Enhancement of breakdown voltage for SOI RESURF LDMOS employing a buried air structure
    Kim, SH
    Park, IY
    Choi, YI
    Chung, SK
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2001, 39 : S39 - S41
  • [5] An improved SOI LDMOS with buried field plate
    Wang, Ying
    Bao, Meng-tian
    Wang, Yi-Fan
    Yu, Cheng-hao
    Cao, Fei
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 111 : 340 - 349
  • [6] Improved SOI LDMOS performance by using a partial stepped polysilicon layer as the buried layer
    Guo, Jingwei
    Hu, Shengdong
    Huang, Ye
    Yuan, Qi
    Yang, Dong
    Yang, Ling
    You, Liang
    Yu, Jianyi
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2019, 90 : 7 - 12
  • [7] Partial SOI Power LDMOS With a Variable Low-k Dielectric Buried Layer and a Buried P Layer
    Luo, Xiaorong
    Udrea, Florin
    Wang, Yuangang
    Yao, Guoliang
    Liu, Yong
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (06) : 594 - 596
  • [8] Unified Analytical Model for SOI LDMOS With Electric Field Modulation
    Duan, Baoxing
    Xing, Jingyu
    Dong, Ziming
    Yang, Yintang
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 (08): : 686 - 694
  • [9] Analytical model of LDMOS with a single step buried oxide layer
    Yuan, Song
    Duan, Baoxing
    Cao, Zhen
    Guo, Haijun
    Yang, Yintang
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 97 : 358 - 370
  • [10] Analytical model of LDMOS with a double step buried oxide layer
    Yuan Song
    Duan Baoxing
    Cao Zhen
    Guo Haijun
    Yang Yintang
    SOLID-STATE ELECTRONICS, 2016, 123 : 6 - 14