Continuous and analytical surface potential model for SOI LDMOS

被引：0
|
作者：
Xu, Wenjie [1 ]
Sun, Lingling [1 ]
Liu, Jun [1 ]
Li, Wenjun [1 ]
Zhang, Haipeng [1 ]
Wu, Yanming [1 ]
He, Jia [1 ]
机构：
[1] Microelectronic CAD Center, Hangzhou Dianzi University, Hangzhou 310017, China
来源：
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors | 2007年 / 28卷 / 11期
关键词：
13;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1712 / 1716
相关论文
共 50 条
  • [1] An analytical model for breakdown voltage of surface implanted SOI RESURF LDMOS
    Chung, SK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (05) : 1006 - 1009
  • [2] Analytical model of buried air partial SOI LDMOS
    Xing, Jingyu
    Duan, Baoxing
    Dong, Ziming
    Wang, Xiameng
    Yang, Yintang
    SUPERLATTICES AND MICROSTRUCTURES, 2019, 132
  • [3] Unified Analytical Model for SOI LDMOS With Electric Field Modulation
    Duan, Baoxing
    Xing, Jingyu
    Dong, Ziming
    Yang, Yintang
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 (08): : 686 - 694
  • [4] A new analytical model for the surface electric field distribution and breakdown voltage of the SOI trench LDMOS
    Hu, Xia-Rong
    Zhang, Bo
    Luo, Xiao-Rong
    Wang, Yuan-Gang
    Lei, Tian-Fei
    Li, Zhao-Ji
    CHINESE PHYSICS B, 2012, 21 (07)
  • [5] A new analytical model for the surface electric field distribution and breakdown voltage of the SOI trench LDMOS
    胡夏融
    张波
    罗小蓉
    王元刚
    雷天飞
    李肇基
    Chinese Physics B, 2012, 21 (07) : 596 - 599
  • [6] A new analytical model for optimizing SOI LDMOS with step doped drift region
    Guo, Yufeng
    Li, Zhaoji
    Zhang, Bo
    MICROELECTRONICS JOURNAL, 2006, 37 (09) : 861 - 866
  • [7] Analytical Model and Optimization for Variable Drift Region Width SOI LDMOS Device
    Wang, Ying
    Meng, Xiong-Fei
    Tang, Pan-Pan
    Cui, Su-Fen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (11) : 4352 - 4358
  • [8] Analytical model for the ideal breakdown voltage and optimum doping profile of SOI RESURF LDMOS
    He, J
    Zhang, X
    Huang, R
    Wang, YY
    CHINESE JOURNAL OF ELECTRONICS, 2001, 10 (02): : 210 - 213
  • [9] 3-D analytical model of the high-voltage interconnection effect for SOI LDMOS
    Du, Ling
    Guo, Yu-Feng
    Zhang, Jun
    Yao, Jia-Fei
    Liu, Jian-Hua
    Huang, Chen-Yang
    Li, Man
    SUPERLATTICES AND MICROSTRUCTURES, 2021, 160
  • [10] Analytical breakdown voltage model for a partial SOI-LDMOS transistor with a buried oxide step structure
    Sahoo, Jagamohan
    Mahapatra, Rajat
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (05) : 1711 - 1720
12345