Continuous and analytical surface potential model for SOI LDMOS

被引:0
|
作者
Xu, Wenjie [1 ]
Sun, Lingling [1 ]
Liu, Jun [1 ]
Li, Wenjun [1 ]
Zhang, Haipeng [1 ]
Wu, Yanming [1 ]
He, Jia [1 ]
机构
[1] Microelectronic CAD Center, Hangzhou Dianzi University, Hangzhou 310017, China
关键词
13;
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:1712 / 1716
相关论文
共 50 条
  • [31] An Improved Quasi-Saturation and Charge Model for SOI-LDMOS Transistors
    Prasad, Nitin
    Sarangapani, Prasad
    Nikhil, Krishnan Nadar Savithry
    DasGupta, Nandita
    DasGupta, Amitava
    Chakravorty, Anjan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (03) : 919 - 926
  • [32] A Unified Analytical One-Dimensional Surface Potential Model for Partially Depleted (PD) and Fully Depleted (FD) SOI MOSFETs
    Pandey, Rahul
    Dutta, Aloke K.
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2011, 11 (04) : 262 - 271
  • [33] Quasi-2-D analytical model for the surface field distribution and optimization of RESURF LDMOS transistor
    He, J
    Zhang, X
    MICROELECTRONICS JOURNAL, 2001, 32 (08) : 655 - 663
  • [34] Novel SJ-LDMOS on SOI with step doping surface-implanted layer
    Chen, Wanjun
    Zhang, Bo
    Li, Zhaoji
    2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 1256 - +
  • [35] Gate Engineering in SOI LDMOS for Device Reliability
    Aanand
    Sheu, Gene
    Imam, Syed Sarwar
    Lu, Shao Wei
    Aryadeep, Chirag
    Yang, Shao Ming
    2016 INTERNATIONAL CONFERENCE ON ELECTRONIC, INFORMATION AND COMPUTER ENGINEERING, 2016, 44
  • [36] Analytical model of LDMOS with a single step buried oxide layer
    Yuan, Song
    Duan, Baoxing
    Cao, Zhen
    Guo, Haijun
    Yang, Yintang
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 97 : 358 - 370
  • [37] An improved SOI LDMOS with buried field plate
    Wang, Ying
    Bao, Meng-tian
    Wang, Yi-Fan
    Yu, Cheng-hao
    Cao, Fei
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 111 : 340 - 349
  • [38] Analytical modeling of potential distribution in Trigate SOI MOSFETs
    Ghanatian, Hamdam
    Hosseini, Seyed Ebrahim
    2015 23RD IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 1240 - 1244
  • [39] A Surface-Potential-Based Analytical I-V Model of Full-Depletion Single-Gate SOI MOSFETs
    Xu, Chuanzhong
    Yu, Fei
    Huang, Gongyi
    Deng, Wanling
    Ma, Xiaoyu
    Huang, Junkai
    ELECTRONICS, 2019, 8 (07)
  • [40] Effect of SOI thickness on parameters of RESURF LDMOS
    Sun, Zhilin
    Sun, Weifeng
    Wu, Jianhui
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2005, 26 (03): : 536 - 540