Accounting for Series Resistance in the Compact Model of Triple-Gate Junctionless Nanowire Transistors

被引：0
|
作者：
Trevisoli, Renan [1 ]
Doria, Rodrigo T. [2 ]
de Souza, Michelly [2 ]
Pavanello, Marcelo A. [2 ]
机构：
[1] Univ Fed ABC, UFABC, Santo Andre, Brazil
[2] Ctr Univ FEI, Dept Elect Engn, Sao Bernardo Do Campo, Brazil
来源：
2018 33RD SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO) | 2018年
基金：
巴西圣保罗研究基金会;
关键词：
Junctionless Transistors; Analytical Model; Series Resistance; Nanowires;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The aim of this work is to propose a method to account for the series resistance effect on the compact drain current model of Junctionless Nanowire Transistors. The model is validated through comparisons against iterative analysis and three-dimensional numerical simulations. The characteristics of the devices, i.e. the width, height, channel length, doping concentration and gate oxide thickness, have been varied in the analysis to demonstrate the model applicability.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] Series Resistance Effects on the Back-gate Biased Operation of Junctionless Transistors
    Jeon, Dae-Young
    Park, So Jeong
    Mouis, Mireille
    Barraud, Sylvain
    Kim, Gyu-Tae
    Ghibaudo, Gerard
    2019 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2019,
  • [32] BALLISTIC CHARGE TRANSPORT IN A TRIPLE-GATE SILICON NANOWIRE TRANSISTOR
    Muscato, O.
    Castiglione, T.
    Cavallaro, C.
    Coupled Problems in Science and Engineering VI, 2015, : 666 - 676
  • [33] Compact Model of Drain Current in Short-Channel Triple-Gate FinFETs
    Fasarakis, Nikolaos
    Tsormpatzoglou, Andreas
    Tassis, Dimitrios H.
    Pappas, Ilias
    Papathanasiou, Konstantinos
    Bucher, Matthias
    Ghibaudo, Gerard
    Dimitriadis, Charalabos A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (07) : 1891 - 1898
  • [34] Improving the electrical characteristics of nanoscale triple-gate junctionless FinFET using gate oxide engineering
    Bousari, Nazanin Baghban
    Anvarifard, Mohammad K.
    Haji-Nasiri, Saeed
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 108 : 226 - 234
  • [35] Parasitic Gate Capacitance Model for Triple-Gate FinFETs
    Salas Rodriguez, Silvestre
    Tinoco, Julio C.
    Martinez-Lopez, Andrea G.
    Alvarado, Joaquin
    Raskin, Jean-Pierre
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (11) : 3710 - 3717
  • [36] Fringing Gate Capacitance Model for Triple-Gate FinFET
    Salas, S.
    Tinoco, J. C.
    Martinez-Lopez, A. G.
    Alvarado, J.
    Raskin, J. -P.
    2013 IEEE 13TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2013, : 90 - 92
  • [37] Leakage current conduction in metal gate junctionless nanowire transistors
    Oproglidis, T. A.
    Karatsori, T. A.
    Barraud, S.
    Ghibaudo, G.
    Dimitriadis, C. A.
    SOLID-STATE ELECTRONICS, 2017, 131 : 20 - 23
  • [38] Electro-Thermal Characteristics of Junctionless Nanowire Gate-All-Around Transistors Using Compact Thermal Conductivity Model
    Kumar, Nitish
    Kumar, Sushil
    Kaushik, Pragyey Kumar
    Gupta, Ankur
    Singh, Pushpapraj
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (06) : 2934 - 2940
  • [39] Subthreshold channels at the edges of nanoscale triple-gate silicon transistors
    Sellier, H.
    Lansbergen, G. P.
    Caro, J.
    Rogge, S.
    Collaert, N.
    Ferain, I.
    Jurczak, M.
    Biesemans, S.
    APPLIED PHYSICS LETTERS, 2007, 90 (07)
  • [40] Impact of the Series Resistance in the I-V Characteristics of nMOS Junctionless Nanowire Transistors
    Doria, R. T.
    Trevisoli, R. D.
    Pavanello, M. A.
    MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2011, 2011, 39 (01): : 231 - 238
12345