Accounting for Series Resistance in the Compact Model of Triple-Gate Junctionless Nanowire Transistors

被引：0
|
作者：
Trevisoli, Renan [1 ]
Doria, Rodrigo T. [2 ]
de Souza, Michelly [2 ]
Pavanello, Marcelo A. [2 ]
机构：
[1] Univ Fed ABC, UFABC, Santo Andre, Brazil
[2] Ctr Univ FEI, Dept Elect Engn, Sao Bernardo Do Campo, Brazil
来源：
2018 33RD SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO) | 2018年
基金：
巴西圣保罗研究基金会;
关键词：
Junctionless Transistors; Analytical Model; Series Resistance; Nanowires;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The aim of this work is to propose a method to account for the series resistance effect on the compact drain current model of Junctionless Nanowire Transistors. The model is validated through comparisons against iterative analysis and three-dimensional numerical simulations. The characteristics of the devices, i.e. the width, height, channel length, doping concentration and gate oxide thickness, have been varied in the analysis to demonstrate the model applicability.
引用
收藏
页数：4
相关论文
共 50 条
  • [21] A New Series Resistance Extraction Method for Junctionless Nanowire Transistors
    Trevisoli, Renan
    Doria, Rodrigo T.
    de Souza, Michelly
    Barraud, Sylvain
    Vinet, Maud
    Pavanello, Marcelo A.
    2016 31ST SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2016,
  • [22] Static and dynamic compact analytical model for junctionless nanowire transistors
    Pavanello, Marcelo Antonio
    Trevisoli, Renan
    Doria, Rodrigo Trevisoli
    de Souza, Michelly
    JOURNAL OF PHYSICS-CONDENSED MATTER, 2018, 30 (33)
  • [23] On the feasibility of nanoscale triple-gate CMOS transistors
    Yang, JW
    Fossum, JG
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (06) : 1159 - 1164
  • [24] A two-dimensional model for interface coupling in triple-gate transistors
    Akarvardar, Kerem
    Mercha, Abdelkarim
    Cristoloveanu, Sorin
    Gentil, Pierre
    Simoen, Eddy
    Subramanian, Vaidy
    Claeys, Cor
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (04) : 767 - 775
  • [25] Unified FinFET Compact Model: Modelling Trapezoidal Triple-Gate FinFETs
    Duarte, Juan Pablo
    Paydavosi, Navid
    Venugopalan, Sriramkumar
    Sachid, Angada
    Hu, Chenming
    2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 135 - 138
  • [26] Compact core model for Symmetric Double-Gate Junctionless Transistors
    Cerdeira, A.
    Avila, F.
    Iniguez, B.
    de Souza, M.
    Pavanello, M. A.
    Estrada, M.
    SOLID-STATE ELECTRONICS, 2014, 94 : 91 - 97
  • [27] Impact of Hot Carrier Aging on the Performance of Triple-Gate Junctionless MOSFETs
    Oproglidis, Theodoros A.
    Karatsori, Theano A.
    Theodorou, Christoforos G.
    Tsormpatzoglou, Andreas
    Barraud, Sylvain
    Ghibaudo, Gerard
    Dimitriadis, Charalabos A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (02) : 424 - 429
  • [28] Analytical Compact Modeling of Nanoscale Triple-Gate FinFETs
    Fasarakis, N.
    Tsormpatzoglou, A.
    Tassis, D. H.
    Pappas, I.
    Papathanasiou, K.
    Dimitriadis, C. A.
    2012 16TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2012, : 72 - 75
  • [29] 3-D Analytical Model for Short-Channel Triple-Gate Junctionless MOSFETs
    Guo, Zebang
    Zhang, Jinyu
    Ye, Zuochang
    Wang, Yan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (10) : 3857 - 3863
  • [30] Series Resistance and Carrier Tunneling of Compact Model for Double Gate Nanoscale Transistors
    Shaboon, Islam
    Fikry, Wael
    Habib, S. E. D.
    2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 783 - 786
12345