Compact Model of Drain Current in Short-Channel Triple-Gate FinFETs

被引:37
|
作者
Fasarakis, Nikolaos [1 ]
Tsormpatzoglou, Andreas [1 ]
Tassis, Dimitrios H. [1 ]
Pappas, Ilias [1 ]
Papathanasiou, Konstantinos [1 ]
Bucher, Matthias [2 ]
Ghibaudo, Gerard [3 ]
Dimitriadis, Charalabos A. [1 ]
机构
[1] Aristotle Univ Thessaloniki, Thessaloniki 54124, Greece
[2] Tech Univ Crete, Dept Elect & Comp Engn, Khania 73100, Greece
[3] MINATEC, IMEP LAHC Lab, F-38016 Grenoble, France
关键词
Drain-current modeling; nanoscale finFETs; THRESHOLD VOLTAGE MODEL; DESIGN; PERFORMANCE; RESISTANCE; SIMULATION; MOSFETS;
D O I
10.1109/TED.2012.2195318
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An analytical compact drain current model for undoped (or lightly doped) short-channel triple-gate fin-shaped field-effect transistors (finFETs) is presented, taking into account quantum-mechanical and short-channel effects such as threshold-voltage shifts, drain-induced barrier lowering, and subthreshold slope degradation. In the saturation region, the effects of series resistance, surface roughness scattering, channel length modulation, and saturation velocity were also considered. The proposed model has been validated by comparing the transfer and output characteristics with device simulations and with experimental results. The good accuracy and the symmetry of the model make it suitable for implementation in circuit simulation tools.
引用
收藏
页码:1891 / 1898
页数:8
相关论文
共 50 条
  • [1] Analytical Drain Current Compact Model in the Depletion Operation Region of Short-Channel Triple-Gate Junctionless Transistors
    Oproglidis, Theodoros A.
    Tsormpatzoglou, Andreas
    Tassis, Dimitrios H.
    Karatsori, Theano A.
    Barraud, Sylvain
    Ghibaudo, Gerard
    Dimitriadis, Charalabos A.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (01) : 66 - 72
  • [2] Drain current model for short-channel triple gate junctionless nanowire transistors
    Paz, B. C.
    Casse, M.
    Barraud, S.
    Reimbold, G.
    Faynot, O.
    Avila-Herrera, F.
    Cerdeira, A.
    Pavanello, M. A.
    [J]. MICROELECTRONICS RELIABILITY, 2016, 63 : 1 - 10
  • [3] Analysis of Drain Current in Short Channel Drain-Extended Triple Gate FinFETs
    Soman, Sajitha
    Nirmal, D.
    Nair, Prabha. P.
    Ramya, M. S. Annie
    Jeba, Kingsly, I
    [J]. 2013 IEEE INTERNATIONAL MULTI CONFERENCE ON AUTOMATION, COMPUTING, COMMUNICATION, CONTROL AND COMPRESSED SENSING (IMAC4S), 2013, : 494 - 497
  • [4] A model of fringing fields in short-channel planar and triple-gate SOI MOSFETs
    Ernst, Thomas
    Ritzenthaler, Romain
    Faynot, Olivier
    Cristoloveanu, Sorin
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (06) : 1366 - 1375
  • [5] A compact drain current model of short-channel cylindrical gate-all-around MOSFETs
    Tsormpatzoglou, A.
    Tassis, D. H.
    Dimitriadis, C. A.
    Ghibaudo, G.
    Pananakakis, G.
    Clerc, R.
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (07)
  • [6] Unified FinFET Compact Model: Modelling Trapezoidal Triple-Gate FinFETs
    Duarte, Juan Pablo
    Paydavosi, Navid
    Venugopalan, Sriramkumar
    Sachid, Angada
    Hu, Chenming
    [J]. 2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 135 - 138
  • [7] Analytical Compact Modeling of Nanoscale Triple-Gate FinFETs
    Fasarakis, N.
    Tsormpatzoglou, A.
    Tassis, D. H.
    Pappas, I.
    Papathanasiou, K.
    Dimitriadis, C. A.
    [J]. 2012 16TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2012, : 72 - 75
  • [8] 3-D Analytical Model for Short-Channel Triple-Gate Junctionless MOSFETs
    Guo, Zebang
    Zhang, Jinyu
    Ye, Zuochang
    Wang, Yan
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (10) : 3857 - 3863
  • [9] Parasitic Gate Capacitance Model for Triple-Gate FinFETs
    Salas Rodriguez, Silvestre
    Tinoco, Julio C.
    Martinez-Lopez, Andrea G.
    Alvarado, Joaquin
    Raskin, Jean-Pierre
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (11) : 3710 - 3717
  • [10] An Analytical Drain Current Model for Short-Channel Triple-Material Double-Gate MOSFETs
    Agnihotri, Harshit
    Ranjan, Abhishek
    Tiwari, Pramod Kumar
    Jit, S.
    [J]. 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 327 - 328