Analytical Drain Current Compact Model in the Depletion Operation Region of Short-Channel Triple-Gate Junctionless Transistors

被引：24

作者：

Oproglidis, Theodoros A. ^{[1
]}

Tsormpatzoglou, Andreas ^{[1
]}

Tassis, Dimitrios H. ^{[1
]}

Karatsori, Theano A. ^{[1
]}

Barraud, Sylvain ^{[2
]}

Ghibaudo, Gerard ^{[3
]}

Dimitriadis, Charalabos A. ^{[1
]}

机构：

[1] Aristotle Univ Thessaloniki, Thessaloniki 54124, Greece

[2] LETI CEA, F-38054 Grenoble, France

[3] IMEP LAHC Lab Minatec, F-38016 Grenoble 16, France

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2017年 / 64卷 / 01期

关键词：

Compact modeling; drain current; junctionless (JL); triple-gate (TG) transistors; VOLTAGE MODEL; CORE MODEL; TEMPERATURE; MOSFETS; BODY;

D O I：

10.1109/TED.2016.2632753

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new charge-based analytical compact model for the drain current of junctionless (JL) triple-gate MOSFETs is presented, which includes the short-channel effects, the saturation velocity overshoot, the series resistance, and the mobility degradation effects. The proposed model consists of a single analytical equation that covers the depletion operation region in which the bulk conduction determines the drain current. The model is supported by experimental measurements in JL nanowire transistors with channel length varying from 95 to 25 nm and doping concentration 2 x 10(19) cm(-3). The overall results reveal the very good accuracy of the proposed analytical compact model, making it suitable for circuit simulation tools.

引用

页码：66 / 72

页数：7

共 50 条

[1] Compact Model of Drain Current in Short-Channel Triple-Gate FinFETs
Fasarakis, Nikolaos
Tsormpatzoglou, Andreas
Tassis, Dimitrios H.
Pappas, Ilias
Papathanasiou, Konstantinos
Bucher, Matthias
Ghibaudo, Gerard
Dimitriadis, Charalabos A.
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (07) : 1891 - 1898
[2] Drain current model for short-channel triple gate junctionless nanowire transistors
Paz, B. C.
Casse, M.
Barraud, S.
Reimbold, G.
Faynot, O.
Avila-Herrera, F.
Cerdeira, A.
Pavanello, M. A.
[J]. MICROELECTRONICS RELIABILITY, 2016, 63 : 1 - 10
[3] 3-D Analytical Model for Short-Channel Triple-Gate Junctionless MOSFETs
Guo, Zebang
Zhang, Jinyu
Ye, Zuochang
Wang, Yan
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (10) : 3857 - 3863
[4] Upgrade of Drain Current Compact Model for Nanoscale Triple-Gate Junctionless Transistors to Continuous and Symmetric
Oproglidis, T. A.
Tsormpatzoglou, A.
Theodorou, C. G.
Karatsori, T. A.
Ghibaudo, G.
Dimitriadis, C. A.
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (10) : 4486 - 4489
[5] Surface-Potential-Based Drain Current Analytical Model for Triple-Gate Junctionless Nanowire Transistors
Trevisoli, Renan Doria
Doria, Rodrigo Trevisoli
de Souza, Michelly
Das, Samaresh
Ferain, Isabelle
Pavanello, Marcelo Antonio
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (12) : 3510 - 3518
[6] Charge-based compact analytical model for triple-gate junctionless nanowire transistors
Avila-Herrera, F.
Paz, B. C.
Cerdeira, A.
Estrada, M.
Pavanello, M. A.
[J]. SOLID-STATE ELECTRONICS, 2016, 122 : 23 - 31
[7] A Compact Model of Subthreshold Current With Source/Drain Depletion Effect for the Short-Channel Junctionless Cylindrical Surrounding-Gate MOSFETs
Xiao, Ying
Zhang, Baili
Lou, Haijun
Zhang, Lining
Lin, Xinnan
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 2176 - 2181
[8] Compact model for short-channel symmetric double-gate junctionless transistors
Avila-Herrera, F.
Cerdeira, A.
Paz, B. C.
Estrada, M.
Iniguez, B.
Pavanello, M. A.
[J]. SOLID-STATE ELECTRONICS, 2015, 111 : 196 - 203
[9] Quasi-Static Analytical Model for the Dynamic Operation of Triple-Gate Junctionless Nanowire Transistors
Trevisoli, R.
Doria, R. T.
de Souza, M.
Pavanello, M. A.
[J]. 2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
[10] Analytical Model for the Dynamic Behavior of Triple-Gate Junctionless Nanowire Transistors
Trevisoli, Renan
Doria, Rodrigo Trevisoli
de Souza, Michelly
Barraud, Sylvain
Vinet, Maud
Pavanello, Marcelo Antonio
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (02) : 856 - 863

← 1 2 3 4 5 →