Compact model for short-channel symmetric double-gate junctionless transistors

被引:19
|
作者
Avila-Herrera, F. [1 ]
Cerdeira, A. [1 ]
Paz, B. C. [2 ]
Estrada, M. [1 ]
Iniguez, B. [3 ]
Pavanello, M. A. [2 ]
机构
[1] CINVESTAV IPN, Dept Ingn Elect, Secc Elect Estado Solido, Mexico City 07360, DF, Mexico
[2] Ctr Univ FEI, Dept Elect Engn, BR-09850901 Sao Bernardo Do Campo, Brazil
[3] Univ Rovira & Virgili, Dept Engn Elect Elect & Automat, E-43007 Tarragona, Spain
基金
巴西圣保罗研究基金会;
关键词
Compact analytical model; Double-gate JLT; SCE model; JLT; THRESHOLD VOLTAGE; CORE MODEL; MOSFETS; BULK;
D O I
10.1016/j.sse.2015.06.009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work a compact analytical model for short-channel double-gate junctionless transistor is presented, considering variable mobility and the main short-channel effects as threshold voltage roll-off, series resistance, drain saturation voltage, channel shortening and saturation velocity. The threshold voltage shift and subthreshold slope variation is determined through the minimum value of the potential in the channel. Only eight model parameters are used. The model is physically-based, considers the total charge in the Si layer and the operating conditions in both depletion and accumulation. Model is validated by 2D simulations in ATLAS for channel lengths from 25 nm to 500 nm and for doping concentrations of 5 x 10(18) and 1 x 10(19) cm (3), as well as for Si layer thickness of 10 and 15 nm, in order to guarantee normally-off operation of the transistors. The model provides an accurate continuous description of the transistor behavior in all operating regions. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:196 / 203
页数:8
相关论文
共 50 条
  • [1] Compact core model for Symmetric Double-Gate Junctionless Transistors
    Cerdeira, A.
    Avila, F.
    Iniguez, B.
    de Souza, M.
    Pavanello, M. A.
    Estrada, M.
    [J]. SOLID-STATE ELECTRONICS, 2014, 94 : 91 - 97
  • [2] Semianalytical Model of the Subthreshold Current in Short-Channel Junctionless Symmetric Double-Gate Field-Effect Transistors
    Gnudi, Antonio
    Reggiani, Susanna
    Gnani, Elena
    Baccarani, Giorgio
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1342 - 1348
  • [3] A Compact Short-Channel Model for Symmetric Double-Gate TMDFET in Subthreshold Region
    Gholipour, Morteza
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (08) : 3466 - 3469
  • [4] Short Channel Continuous Model for Double-Gate Junctionless Transistors
    Paz, Bruna Cardoso
    Pavanello, Marcelo Antonio
    Avila, Fernando
    Cerdeira, Antonio
    [J]. 2014 INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICCDCS), 2014,
  • [5] A RIGOROUS ANALYTICAL MODEL FOR SHORT-CHANNEL JUNCTIONLESS DOUBLE-GATE MOSFETS
    Jiang, Chunsheng
    Liang, Renrong
    Wang, Jing
    Xu, Jun
    [J]. 2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [6] Double-gate junctionless transistor model including short-channel effects
    Paz, B. C.
    Avila-Herrera, F.
    Cerdeira, A.
    Pavanello, M. A.
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2015, 30 (05) : 1 - 11
  • [7] Compact model of the quantum short-channel threshold voltage in symmetric Double-Gate MOSFET
    Munteanu, D
    Autran, JL
    Harrison, S
    Nehari, K
    Tintori, O
    Skotnicki, T
    [J]. MOLECULAR SIMULATION, 2005, 31 (12) : 831 - 837
  • [8] A compact model of subthreshold characteristics for short channel double-gate junctionless field effect transistors
    Jin, Xiaoshi
    Liu, Xi
    Chuai, Rongyan
    Lee, Jung-Hee
    Lee, Jong-Ho
    [J]. EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS, 2014, 65 (03):
  • [9] A surface-potential based drain current model for short-channel symmetric double-gate junctionless transistor
    Baruah, Ratul Kumar
    Paily, Roy P.
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (01) : 45 - 52
  • [10] Symmetrical unified compact model of short-channel double-gate MOSFETs
    Papathanasiou, K.
    Theodorou, C. G.
    Tsormpatzoglou, A.
    Tassis, D. H.
    Dimitriadis, C. A.
    Bucher, M.
    Ghibaudo, G.
    [J]. SOLID-STATE ELECTRONICS, 2012, 69 : 55 - 61