Fused Modulo 2n-1 Add-Multiply Unit

被引：0

作者：

Tsoumanis, Kostas ^{[1
]}

Pekmestzi, Kiamal ^{[1
]}

Efstathiou, Constantinos ^{[2
]}

机构：

[1] Natl Tech Univ Athens, Sch Elect & Comp Engn, Athens, Greece

[2] Technol Inst Athens, Dept Elect Engn, Athens, Greece

来源：

2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2014年

关键词：

Modulo 2(n)-1; residue number system; RNS; addition; multiplication; fused add-multiply unit; IMPLEMENTATION;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Complex arithmetic operations are widely used in Digital Signal Processing (DSP) applications. Targeting to increase performance, in this work, we focus on optimizing the design of the modulo 2(n) - 1 Add-Multiply (AM) operation. We incorporate in the design the direct recoding of the sum of two numbers in its Modified Booth (MB) form. Compared to the conventional design of first instantiating a modulo 2(n) - 1 adder and then, driving its output to a modulo 2(n) - 1 multiplier, the proposed fused AM design yields considerable reductions in terms of critical delay, area complexity and power consumption.

引用

页码：40 / 43

页数：4

共 50 条

[41] An efficient multiple precision floating-point Multiply-Add Fused unit
Manolopoulos, K.
Reisis, D.
Chouliaras, V. A.
MICROELECTRONICS JOURNAL, 2016, 49 : 10 - 18
[42] FPGA Implementation of 128-Bit Fused Multiply Add Unit for Crypto Processors
Kakde, Sandeep
Mahindra, Mithilesh
Khobragade, Atish
Shah, Nikit
SECURITY IN COMPUTING AND COMMUNICATIONS (SSCC 2015), 2015, 536 : 78 - 85
[43] Design of a fully pipelined single-precision multiply-add-fused unit
Li, Gongqiong
Li, Zhaolin
20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 318 - 323
[44] Area Efficient Diminished 2n-1 Modulo Adder using Parallel Prefix Adder
Patel, Beerendra K.
Kanungo, Jitendra
JOURNAL OF ENGINEERING RESEARCH, 2022, 10 : 8 - 18
[45] Efficient VLSI design of modulo 2n-1 adder using hybrid carry selection
Lin, Su-Hon
Sheu, Ming-Hwa
Wang, Kuang-Hui
Zhu, Jun-Jie
Chen, Si-Ying
2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 142 - 145
[46] HDL Implementation of 128-Bit Fused Multiply Add Unit For Multi Mode SoC
Mahendra, Ms. Mithilesh
Kakde, Sandeep
Somulu, G.
2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
[47] Area Efficient and Fast Combined Binary/Decimal Floating Point Fused Multiply Add Unit
Wahba, Ahmed A.
Fahmy, Hossam A. H.
IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (02) : 226 - 239
[48] Proxy Bits for Low Cost Floating-Point Fused Multiply-Add Unit
Kim, Hyunpil
Moon, Sangook
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (10)
[49] SPREADS AND PACKINGS FOR A CLASS OF ((2N + 1) (2N-1 - 1) + 1, 2N-1, 1)-DESIGNS
BAKER, RD
EBERT, GL
JOURNAL OF COMBINATORIAL THEORY SERIES A, 1985, 40 (01) : 45 - 54
[50] Residue adder design for the modulo set {2n-1; 2n; 2n+1-1} and its application in DCT architecture for HEVC
Kopperundevi, P.
Prakash, M. Surya
2022 IEEE 3RD INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS, VLSI SATA, 2022,

← 1 2 3 4 5 →