Fused Modulo 2n-1 Add-Multiply Unit

被引：0

作者：

Tsoumanis, Kostas ^{[1
]}

Pekmestzi, Kiamal ^{[1
]}

Efstathiou, Constantinos ^{[2
]}

机构：

[1] Natl Tech Univ Athens, Sch Elect & Comp Engn, Athens, Greece

[2] Technol Inst Athens, Dept Elect Engn, Athens, Greece

来源：

2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2014年

关键词：

Modulo 2(n)-1; residue number system; RNS; addition; multiplication; fused add-multiply unit; IMPLEMENTATION;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Complex arithmetic operations are widely used in Digital Signal Processing (DSP) applications. Targeting to increase performance, in this work, we focus on optimizing the design of the modulo 2(n) - 1 Add-Multiply (AM) operation. We incorporate in the design the direct recoding of the sum of two numbers in its Modified Booth (MB) form. Compared to the conventional design of first instantiating a modulo 2(n) - 1 adder and then, driving its output to a modulo 2(n) - 1 multiplier, the proposed fused AM design yields considerable reductions in terms of critical delay, area complexity and power consumption.

引用

页码：40 / 43

页数：4

共 50 条

[21] Efficient new approach for modulo 2n-1 addition in RNS
Patel, R. A.
Benaissa, M.
Boussakta, S.
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (06): : 399 - 405
[22] Modulo 2n-1 multiplication/sum-of-squares units
Adamidis, D
Vergos, HT
Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 2, 2005, : II143 - II146
[23] High-speed redundant modulo 2n-1 adder
Kbarbash, F.
Chaudhry, G. M.
2006 IEEE INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1-3, 2006, : 80 - +
[24] A family of parallel-prefix modulo 2n-1 adders
Dimitrakopoulos, G
Vergos, HT
Nikolos, D
Efstathiou, C
IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 326 - 336
[25] A Decimal Floating-Point Fused-Multiply-Add Unit
Samy, Rodina
Fahmy, Hossam A. H.
Raafat, Ramy
Mohamed, Amira
ElDeeb, Tarek
Farouk, Yasmin
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 529 - 532
[26] Memristor Based Modulo Multiplier Design For (2n-1) and 2n Radix
Banerjee, Arindam
Pal, Sohini
Bhattacharyya, Swapan
Das, Debesh Kumar
PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 20 - 24
[27] An area-reduced scheme for modulo 2n-1 addition/subtraction
Bi, SQ
Gross, WJ
Wang, W
Al-Khalili, A
Swamy, MNS
FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 396 - 399
[28] Modified Booth 1's complement and modulo 2n-1 multipliers.
Efstathiou, C
Vergos, HT
ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 637 - 640
[29] An Efficient Power-Area-Delay Modulo 2n-1 Multiplier
Timarchi, Somayeh
Fazlali, Mahmood
15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 157 - 160
[30] On a new code, [2n-1, n, 2n-1]
Basu, M.
Rahaman, Md. M.
Bagchi, S.
DISCRETE APPLIED MATHEMATICS, 2009, 157 (02) : 402 - 405

← 1 2 3 4 5 →