Fused Modulo 2n-1 Add-Multiply Unit

被引：0

作者：

Tsoumanis, Kostas ^{[1
]}

Pekmestzi, Kiamal ^{[1
]}

Efstathiou, Constantinos ^{[2
]}

机构：

[1] Natl Tech Univ Athens, Sch Elect & Comp Engn, Athens, Greece

[2] Technol Inst Athens, Dept Elect Engn, Athens, Greece

来源：

2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2014年

关键词：

Modulo 2(n)-1; residue number system; RNS; addition; multiplication; fused add-multiply unit; IMPLEMENTATION;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Complex arithmetic operations are widely used in Digital Signal Processing (DSP) applications. Targeting to increase performance, in this work, we focus on optimizing the design of the modulo 2(n) - 1 Add-Multiply (AM) operation. We incorporate in the design the direct recoding of the sum of two numbers in its Modified Booth (MB) form. Compared to the conventional design of first instantiating a modulo 2(n) - 1 adder and then, driving its output to a modulo 2(n) - 1 multiplier, the proposed fused AM design yields considerable reductions in terms of critical delay, area complexity and power consumption.

引用

页码：40 / 43

页数：4

共 50 条

[1] Fused Modulo 2n+1 Add-Multiply Unit For Weighted Operands
Pekmestzi, Kiamal
Tsoumanis, Kostas
Efstathiou, Constantinos
2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2016,
[2] Modulo 2n ± 1 Fused Add-Multiply Units
Efstathiou, Constantinos
Tsoumanis, Kostas
Pekmestzi, Kiamal
Voyiatzis, Ioannis
2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 91 - 96
[3] Fused Modulo 2n+1 Add-Multiply Unit For Diminished-1 Operands
Tsoumanis, Kostas
Pekmestzi, Kiamal
Efstathiou, Constantinos
2016 5TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2016,
[4] Area Effective and Speed Optimized Fused Add-Multiply Unit
Srinitha, S.
Sargunam, B.
2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
[5] An Optimized Design for Fused Add-Multiply Operation
Nepolean, M.
Sivasubramanian, K.
PROCEEDINGS OF 2016 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2016,
[6] VLSI Implementation of an efficient Fused Add-Multiply Unit using Constant-time addition
Durgadevi, S.
Seshasayanan, R.
2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
[7] On the Design of Efficient Modulo 2n+1 Multiply-Add-Add Units
Efstathiou, Constantinos
Tsoumanis, Kostas
Pekmestzi, Kiamal
Voyiatzis, Ioannis
2014 9TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2014), 2014,
[8] A Novel Modulo 2n+1 Fused Multiply-Adder unit for secured VLSI architectures
Reddy, N. Sainath
Ravindra, J. V. R.
2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1302 - 1306
[9] EFFICIENT ARCHITECTURES FOR MODULO 2n-1 SQUARERS
Spyrou, A.
Bakalis, D.
Vergos, H. T.
2009 16TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING, VOLS 1 AND 2, 2009, : 687 - +
[10] Modified Booth modulo 2n-1 multipliers
Efstathiou, C
Vergos, HT
Nikolos, D
IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (03) : 370 - 374

← 1 2 3 4 5 →