Insights Into the Power-Off and Power-On Transient Performance of Power-Rail ESD Clamp Circuits

被引：3
|
作者：
Lu, Guangyi [1 ]
Wang, Yuan [1 ]
Wang, Yize [1 ]
Zhang, Xing [1 ]
机构：
[1] Peking Univ, Inst Microelect, Key Lab Microelect Device & Circuits, Beijing 100871, Peoples R China
来源：
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2017年 / 17卷 / 03期
关键词：
Electrostatic discharge (ESD); ESD clamp circuit; transient response; soft failure; DESIGN;
D O I：
10.1109/TDMR.2017.2737653
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The power-off and power-on transient performance of power-rail electrostatic discharge (ESD) clamp circuits is investigated in this paper. In order to serve this purpose, the transient performance of a timed shutoff power-rail ESD clamp circuit in a 65-nm CMOS process is characterized by a three-terminal test method. Based on the characterization results, several insights are summarized: it is found that the big-FET response time of the investigated circuit is dependent on the pulse peak voltage. Besides, the resistor-capacitor network is verified to be a slew-rate detector instead of a rise-time detector. Moreover, the different bigFET response mechanisms under various poweron disturbances are clarified. In addition, the validity of these insights for other designs is also discussed in this paper.
引用
收藏
页码：577 / 584
页数：8
相关论文
共 50 条
  • [1] Novel Insights into the Power-off and Power-on Transient Performance of Power-rail ESD Clamp Circuit
    Lu, Guangyi
    Wang, Yuan
    Wang, Yize
    Cao, Jian
    Zhang, Xing
    2016 38TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2016,
  • [2] Substrate-triggered ESD clamp devices for use in power-rail ESD clamp circuits
    Ker, MD
    Chen, TY
    Wu, CY
    SOLID-STATE ELECTRONICS, 2002, 46 (05) : 721 - 734
  • [3] Power-Rail ESD Clamp Circuit with Polysilicon Diodes Against False Trigger During Fast Power-on Events
    Chen, Jie-Ting
    Ker, Ming-Dou
    2018 40TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2018,
  • [4] Fully Integrated GaN-on-Silicon Power-Rail ESD Clamp Circuit Without Transient Leakage Current During Normal Power-on Operation
    Wang, Wei-Cheng
    Ker, Ming-Dou
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 760 - 769
  • [5] Double Snapback Phenomena in Transient Power-rail ESD Clamp Circuits for Latch-up Free Concerns
    Lu, Guangyi
    Wang, Yuan
    Zhang, Xing
    PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 320 - 323
  • [6] A Novel SOI IGBT for Power-Rail ESD Clamp Circuit
    Zhu, Jing
    Qian, Qinsong
    Sun, Weifeng
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 103 - 106
  • [7] Design of 2xVDD-Tolerant Power-Rail ESD Clamp Circuit Against False Trigger During Fast Power-ON Events
    Huang, Han-Sheng
    Ker, Ming-Dou
    2021 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2021,
  • [8] On the Design of Power-Rail ESD Clamp Circuits With Gate Leakage Consideration in Nanoscale CMOS Technology
    Ker, Ming-Dou
    Yeh, Chih-Ting
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (01) : 536 - 544
  • [9] Design of Power-Rail ESD Clamp With Dynamic Timing-Voltage Detection Against False Trigger During Fast Power-ON Events
    Chen, Jie-Ting
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (03) : 838 - 846
  • [10] Transient and Static Hybrid-Triggered Active Clamp Design for Power-Rail ESD Protection
    Lu, Guangyi
    Wang, Yuan
    Zhang, Xing
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (12) : 4654 - 4660
12345