Transient and Static Hybrid-Triggered Active Clamp Design for Power-Rail ESD Protection

被引：18
|
作者：
Lu, Guangyi [1 ]
Wang, Yuan [1 ]
Zhang, Xing [1 ]
机构：
[1] Peking Univ, Inst Microelect, Key Lab Microelect Device & Circuits, Beijing 100871, Peoples R China
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2016年 / 63卷 / 12期
关键词：
Electrostatic discharge (ESD); static clamp; transient clamp; transmission line pulsing (TLP) test; CIRCUITS;
D O I：
10.1109/TED.2016.2618344
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A transient and static hybrid-triggered active clamp is proposed in this paper. By skillfully incorporating different detection mechanisms, the proposed clamp achieves enhanced static electrical overstress protection capability over the transient one. Furthermore, the proposed clamp achieves improved electrostatic discharge reaction speed in both human body model and charged device model events over the static one. Moreover, the superior transient-noise immunity of the proposed clamp over traditional transient ones is essentially revealed in this paper. The proposed clamp is successfully verified in a 65-nm bulk CMOS process. In addition, the design flexibility of the proposed clamp for other processes is also deeply discussed in this paper.
引用
收藏
页码：4654 / 4660
页数：7
相关论文
共 50 条
  • [1] Substrate-triggered ESD clamp devices for use in power-rail ESD clamp circuits
    Ker, MD
    Chen, TY
    Wu, CY
    SOLID-STATE ELECTRONICS, 2002, 46 (05) : 721 - 734
  • [2] Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process
    Lu, Guangyi
    Wang, Yuan
    Zhang, Lizhong
    Cao, Jian
    Zhang, Xing
    SCIENCE CHINA-INFORMATION SCIENCES, 2016, 59 (12)
  • [3] Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process
    Guangyi LU
    Yuan WANG
    Lizhong ZHANG
    Jian CAO
    Xing ZHANG
    Science China(Information Sciences), 2016, 59 (12) : 170 - 178
  • [4] Insights Into the Power-Off and Power-On Transient Performance of Power-Rail ESD Clamp Circuits
    Lu, Guangyi
    Wang, Yuan
    Wang, Yize
    Zhang, Xing
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (03) : 577 - 584
  • [5] Capacitor-Less Design of Power-Rail ESD Clamp Circuit With Adjustable Holding Voltage for On-Chip ESD Protection
    Yeh, Chih-Ting
    Ker, Ming-Dou
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (11) : 2476 - 2486
  • [6] A Novel SOI IGBT for Power-Rail ESD Clamp Circuit
    Zhu, Jing
    Qian, Qinsong
    Sun, Weifeng
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 103 - 106
  • [7] ESD protection design for I/O cells with embedded SCR structure as power-rail ESD clamp device in nanoscale CMOS technology
    Ker, MD
    Lin, KH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (11) : 2329 - 2338
  • [8] Novel Insights into the Power-off and Power-on Transient Performance of Power-rail ESD Clamp Circuit
    Lu, Guangyi
    Wang, Yuan
    Wang, Yize
    Cao, Jian
    Zhang, Xing
    2016 38TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2016,
  • [9] On the Design of Power-Rail ESD Clamp Circuits With Gate Leakage Consideration in Nanoscale CMOS Technology
    Ker, Ming-Dou
    Yeh, Chih-Ting
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (01) : 536 - 544
  • [10] Investigation of CDM ESD Protection Capability Among Power-Rail ESD Clamp Circuits in CMOS ICs With Decoupling Capacitors
    Huang, Yi-Chun
    Ker, Ming-Dou
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2023, 11 : 84 - 94
12345