High-level FPGA Programming through Mapping Process Networks to FPGA Resources

被引:6
|
作者
Mayer-Lindenberg, Fritz [1 ]
机构
[1] Tech Univ Hamburg, Inst Comp Technol, Hamburg, Germany
关键词
D O I
10.1109/ReConFig.2009.73
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We describe a simple and fast approach to FPGA programming that allows to efficiently exploit the numeric processing capabilities of recent FPGA chips. It basically consists in programming on top of a libraty of complex components for FPGA based scalable processor networks and providing a high-level programming intelface to it. The FPGA application is presented as a network of processes which is automatically transformed into a corresponding network of simple processor components by a compiler. The compiler then generates inidividual program code for each of the simple processors. The coarse-grained processor network is eventually compiled into an FPGA configuration bitstream using standard FPGA tools at close-to-interactive speeds. Our approach has the additional benefit of being fully compatible with processor programming and extendible to mixed multicomponent FPGA and processor systems. An experimental implementation of the process mapping scheme uses the p-Nets language that provides convenient structures for the presentation of the application processes and supports composite targets including processors linked to the FPGA chips. The evaluation of our concept on some FPGA chips includes an estimate of their floating point processing performances.
引用
收藏
页码:302 / 307
页数:6
相关论文
共 50 条
  • [1] A Virtual Machine Approach for High-level FPGA Programming
    Sylvestre, Loic
    Serot, Jocelyn
    Chailloux, Emmanuel
    2022 IEEE 30TH INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2022), 2022, : 235 - 235
  • [2] High-Level Programming of FPGA-Accelerated Systems with Parallel Patterns
    Birath, Bjorn
    Ernstsson, August
    Tinnerholm, John
    Kessler, Christoph
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2024, 52 (04) : 253 - 273
  • [3] Thermal Fingerprinting of FPGA Designs through High-Level Synthesis
    Chen, Jianqi
    Schafer, Benjamin Carrion
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 331 - 334
  • [4] High-level power estimation of FPGA
    Abdelli, Nabil
    Fouilliart, A-M
    Julien, Nathalie
    Senn, Eric
    2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 925 - +
  • [5] Implementation of Spectral Subtraction Method on FPGA using High-Level Programming Tool
    Bahoura, Mohammed
    Ezzaidi, Hassan
    2012 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2012,
  • [6] A NEW HIGH-LEVEL METHODOLOGY FOR PROGRAMMING FPGA-BASED SMART CAMERA
    Roudel, Nicolas
    Berry, Francois
    Serot, Jocelyn
    Eck, Laurent
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 573 - 578
  • [7] ST-Accel: A High-Level Programming Platform for Streaming Applications on FPGA
    Ruan, Zhenyuan
    He, Tong
    Li, Bojie
    Zhou, Peipei
    Cong, Jason
    PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018), 2018, : 9 - 16
  • [8] High-Level Synthesis through metaheuristics and LUTs optimization in FPGA devices
    Fernandez de Bulnes, Darian Reyes
    Dibene Simental, Juan Carlos
    Maldonado, Yazmin
    Trujillo, Leonardo
    AI COMMUNICATIONS, 2017, 30 (02) : 151 - 168
  • [9] Power-Aware High-Level Synthesis Flow for Mapping FPGA Designs
    Kanewala, Udaree
    Gamlath, Kesara
    Ramanayake, Hasindu
    Herath, Kalindu
    Nawinne, Isuru
    Ragel, Roshan
    2019 MORATUWA ENGINEERING RESEARCH CONFERENCE (MERCON) / 5TH INTERNATIONAL MULTIDISCIPLINARY ENGINEERING RESEARCH CONFERENCE, 2019, : 228 - 233
  • [10] A High-Level Power Model for MPSoC on FPGA
    Piscitelli, Roberta
    Pimentel, Andy D.
    IEEE COMPUTER ARCHITECTURE LETTERS, 2012, 11 (01) : 13 - 16