A NEW HIGH-LEVEL METHODOLOGY FOR PROGRAMMING FPGA-BASED SMART CAMERA

被引：2
|
作者：
Roudel, Nicolas [1 ]
Berry, Francois [1 ]
Serot, Jocelyn [1 ]
Eck, Laurent [2 ]
机构：
[1] Univ Blaise Pascal, UMR 6602, CNRS, 24 Ave Landais, F-63177 Clermont Ferrand, France
[2] CEA, LIST, F-92265 Fontenay Aux Roses, France
来源：
13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS | 2010年
关键词：
Soft-core; methodology; smart camera; heterogeneous platforms; CAL; processing elements;
D O I：
10.1109/DSD.2010.68
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Due to the various devices composing a smart camera system, various languages have to be known by the designer (like HDL and C/C++). Most of vision applications designers are software program-tiers and do not have a good knowledge of HDLs (VHDL). This paper presents a new high-level methodology for implementing vision applications on smart camera platforms. This methodology is based on a soft-core approach to manage the whole system and a dataflow (actor-oriented) language to design the processing elements. We discuss in particular interfacing constraints.
引用
收藏
页码：573 / 578
页数：6
相关论文
共 50 条
  • [1] High-level Debugging And Verification For FPGA-Based Multicore Architectures
    Abella, Oriol Arcas
    Cristal, Adrian
    Unsal, Osman S.
    2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 135 - 142
  • [2] High-level Design Environments for FPGA-based Content Processing
    Cheng, Kevin C. S.
    Fleury, Martin
    PROCEEDINGS OF 2008 IEEE/ASME INTERNATIONAL CONFERENCE ON MECHATRONIC AND EMBEDDED SYSTEMS AND APPLICATIONS, 2008, : 249 - 254
  • [3] High-level design tools for FPGA-based combinatorial accelerators
    Sklyarov, V
    Skliarova, I
    Almeida, P
    Almeida, M
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 976 - 979
  • [4] Bit-Level Optimization for High-Level Synthesis and FPGA-Based Acceleration
    Zhang, Jiyu
    Zhang, Zhiru
    Zhou, Sheng
    Tan, Mingxing
    Liu, Xianhua
    Cheng, Xu
    Gong, Jason
    FPGA 10, 2010, : 59 - 68
  • [5] An FPGA-based smart camera for accurate chlorophyll estimations
    Perez-Patricio, Madain
    Aguilar-Gonzalez, Abiel
    Camas-Anzueto, Jorge L.
    Morales Navarro, Nestor Antonio
    Grajales-Coutino, Ruben
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (09) : 1663 - 1674
  • [6] DreamCam: A modular FPGA-based smart camera architecture
    Birem, Merwan
    Berry, Francois
    JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (06) : 519 - 527
  • [7] DreamCAM: a FPGA-based Platform for Smart Camera Networks
    Bourrasset, Cedric
    Maggiani, Luca
    Serot, Jocelyn
    Berry, Francois
    Pagano, Paolo
    2013 SEVENTH INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS (ICDSC), 2013,
  • [8] High-level modelling, analysis, and verification on FPGA-based hardware design
    Matousek, P
    Smrcka, A
    Vojnar, T
    CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2005, 3725 : 371 - 375
  • [9] Optimization of FPGA-based LDPC decoder using high-level synthesis
    Choi, Geon
    Park, Kyeong-Bin
    Chung, Ki-Seok
    PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON COMMUNICATION AND INFORMATION PROCESSING (ICCIP 2018), 2018, : 256 - 259
  • [10] HIGH-LEVEL FPGA-BASED IMPLEMENTATION OF A HYPERSPECTRAL ENDMEMBER EXTRACTION ALGORITHM
    Lopez, Sebastian
    Callico, Gustavo M.
    Medina, Anabella
    Lopez, Jose F.
    Sarmiento, Roberto
    2012 4TH WORKSHOP ON HYPERSPECTRAL IMAGE AND SIGNAL PROCESSING (WHISPERS), 2012,
12345