A NEW HIGH-LEVEL METHODOLOGY FOR PROGRAMMING FPGA-BASED SMART CAMERA

被引：2
|
作者：
Roudel, Nicolas [1 ]
Berry, Francois [1 ]
Serot, Jocelyn [1 ]
Eck, Laurent [2 ]
机构：
[1] Univ Blaise Pascal, UMR 6602, CNRS, 24 Ave Landais, F-63177 Clermont Ferrand, France
[2] CEA, LIST, F-92265 Fontenay Aux Roses, France
来源：
13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS | 2010年
关键词：
Soft-core; methodology; smart camera; heterogeneous platforms; CAL; processing elements;
D O I：
10.1109/DSD.2010.68
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Due to the various devices composing a smart camera system, various languages have to be known by the designer (like HDL and C/C++). Most of vision applications designers are software program-tiers and do not have a good knowledge of HDLs (VHDL). This paper presents a new high-level methodology for implementing vision applications on smart camera platforms. This methodology is based on a soft-core approach to manage the whole system and a dataflow (actor-oriented) language to design the processing elements. We discuss in particular interfacing constraints.
引用
收藏
页码：573 / 578
页数：6
相关论文
共 50 条
  • [41] Toward a smart camera for fast high-level structure extraction
    Roberto de Lima
    Jose Martinez-Carranza
    Alicia Morales-Reyes
    Walterio Mayol-Cuevas
    Journal of Real-Time Image Processing, 2018, 14 : 685 - 699
  • [42] Bio-inspired motion detection in an FPGA-based smart camera module
    Koehler, T.
    Roechter, F.
    Lindemann, J. P.
    Moeller, R.
    BIOINSPIRATION & BIOMIMETICS, 2009, 4 (01)
  • [43] High-Throughput FPGA-Based Hardware Accelerators for Deflate Compression and Decompression Using High-Level Synthesis
    Ledwon, Morgan
    Cockburn, Bruce F.
    Han, Jie
    IEEE ACCESS, 2020, 8 : 62207 - 62217
  • [44] Build Fast, Trade Fast: FPGA-based High-Frequency Trading using High-Level Synthesis
    Boutros, Andrew
    Grady, Brett
    Abbas, Mustafa
    Chow, Paul
    2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [45] A new RTL debugging methodology in FPGA-based verification platform
    Yang, SJ
    Shim, H
    Yang, WS
    Kyung, CM
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 180 - 183
  • [46] A methodology for FPGA-based control implementation
    Fang, ZW
    Carletta, JE
    Veillette, RJ
    IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, 2005, 13 (06) : 977 - 987
  • [47] High-Level Programming of FPGA-Accelerated Systems with Parallel Patterns
    Birath, Bjorn
    Ernstsson, August
    Tinnerholm, John
    Kessler, Christoph
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2024, 52 (04) : 253 - 273
  • [48] FPGA-Based Evaluation and Implementation of an Automotive RADAR Signal Processing System using High-Level Synthesis
    Luthra, Siddhant
    Khalid, Mohammed A. S.
    Oninda, Mohammad Abdul Moin
    2020 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2020,
  • [49] LegUp: An Open-Source High-Level Synthesis Tool for FPGA-Based Processor/Accelerator Systems
    Canis, Andrew
    Choi, Jongsok
    Aldham, Mark
    Zhang, Victor
    Kammoona, Ahmed
    Czajkowski, Tomasz
    Brown, Stephen D.
    Anderson, Jason H.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13 (02)
  • [50] Implementation of an FPGA-Based 3D Shape Measurement System Using High-Level Synthesis
    Kim, Tae-Hyeon
    Lee, Hyunki
    Ok, Seung-Ho
    ELECTRONICS, 2024, 13 (16)
12345