共 50 条
- [21] RTL Verification and FPGA Implementation of Generalized Neural Networks: A High-Level Synthesis Approach Lecture Notes on Data Engineering and Communications Technologies, 2022, 126 : 447 - 462
- [22] A SYCL-based high-level programming framework for HPC programmers to use remote FPGA clusters PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, HEART 2022, 2022, : 92 - 94
- [23] Impact of FPGA Architecture on Resource Sharing in High-Level Synthesis FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 111 - 114
- [24] A Software Pipelining Algorithm in High-Level Synthesis for FPGA Architectures ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 297 - +
- [26] High-Level Synthesis of Multiple Dependent CUDA Kernels on FPGA 2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 305 - 312
- [28] High-Level Synthesis of FPGA Circuits with Multiple Clock Domains PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018), 2018, : 109 - 116
- [30] Low-power high-level synthesis for FPGA architectures ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 134 - 139