High-level FPGA Programming through Mapping Process Networks to FPGA Resources

被引:6
|
作者
Mayer-Lindenberg, Fritz [1 ]
机构
[1] Tech Univ Hamburg, Inst Comp Technol, Hamburg, Germany
关键词
D O I
10.1109/ReConFig.2009.73
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We describe a simple and fast approach to FPGA programming that allows to efficiently exploit the numeric processing capabilities of recent FPGA chips. It basically consists in programming on top of a libraty of complex components for FPGA based scalable processor networks and providing a high-level programming intelface to it. The FPGA application is presented as a network of processes which is automatically transformed into a corresponding network of simple processor components by a compiler. The compiler then generates inidividual program code for each of the simple processors. The coarse-grained processor network is eventually compiled into an FPGA configuration bitstream using standard FPGA tools at close-to-interactive speeds. Our approach has the additional benefit of being fully compatible with processor programming and extendible to mixed multicomponent FPGA and processor systems. An experimental implementation of the process mapping scheme uses the p-Nets language that provides convenient structures for the presentation of the application processes and supports composite targets including processors linked to the FPGA chips. The evaluation of our concept on some FPGA chips includes an estimate of their floating point processing performances.
引用
收藏
页码:302 / 307
页数:6
相关论文
共 50 条
  • [21] RTL Verification and FPGA Implementation of Generalized Neural Networks: A High-Level Synthesis Approach
    Nagarale, Satyashil D.
    Patil, B.P.
    Lecture Notes on Data Engineering and Communications Technologies, 2022, 126 : 447 - 462
  • [22] A SYCL-based high-level programming framework for HPC programmers to use remote FPGA clusters
    Kaneko, Satoshi
    Takizawa, Hiroyuki
    Sano, Kentaro
    PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, HEART 2022, 2022, : 92 - 94
  • [23] Impact of FPGA Architecture on Resource Sharing in High-Level Synthesis
    Hadjis, Stefan
    Canis, Andrew
    Anderson, Jason
    Choi, Jongsok
    Nam, Kevin
    Brown, Stephen
    Czajkowski, Tomasz
    FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 111 - 114
  • [24] A Software Pipelining Algorithm in High-Level Synthesis for FPGA Architectures
    Gao, Lei
    Zaretsky, David
    Mittal, Gaurav
    Schonfeld, Dan
    Banerjee, Prith
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 297 - +
  • [25] Designing scalable FPGA architectures using high-level synthesis
    Licht, Johannes de Fine
    Blott, Michaela
    Hoefler, Torsten
    ACM SIGPLAN NOTICES, 2018, 53 (01) : 403 - 404
  • [26] High-Level Synthesis of Multiple Dependent CUDA Kernels on FPGA
    Gurumani, Swathi T.
    Cholakkal, Hisham
    Liang, Yun
    Rupnow, Kyle
    Chen, Deming
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 305 - 312
  • [27] FPGA high-level design methodology comes into its own
    Kresta, D
    Johnson, T
    ELECTRONIC DESIGN, 1999, 47 (12) : 57 - +
  • [28] High-Level Synthesis of FPGA Circuits with Multiple Clock Domains
    Ragheb, Omar
    Anderson, Jason H.
    PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018), 2018, : 109 - 116
  • [29] High-Level Abstractions and Modular Debugging for FPGA Design Validation
    Iskander, Yousef
    Patterson, Cameron
    Craven, Stephen
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (01)
  • [30] Low-power high-level synthesis for FPGA architectures
    Chen, DM
    Cong, J
    Fan, YP
    ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 134 - 139