High-level FPGA Programming through Mapping Process Networks to FPGA Resources

被引:6
|
作者
Mayer-Lindenberg, Fritz [1 ]
机构
[1] Tech Univ Hamburg, Inst Comp Technol, Hamburg, Germany
关键词
D O I
10.1109/ReConFig.2009.73
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We describe a simple and fast approach to FPGA programming that allows to efficiently exploit the numeric processing capabilities of recent FPGA chips. It basically consists in programming on top of a libraty of complex components for FPGA based scalable processor networks and providing a high-level programming intelface to it. The FPGA application is presented as a network of processes which is automatically transformed into a corresponding network of simple processor components by a compiler. The compiler then generates inidividual program code for each of the simple processors. The coarse-grained processor network is eventually compiled into an FPGA configuration bitstream using standard FPGA tools at close-to-interactive speeds. Our approach has the additional benefit of being fully compatible with processor programming and extendible to mixed multicomponent FPGA and processor systems. An experimental implementation of the process mapping scheme uses the p-Nets language that provides convenient structures for the presentation of the application processes and supports composite targets including processors linked to the FPGA chips. The evaluation of our concept on some FPGA chips includes an estimate of their floating point processing performances.
引用
收藏
页码:302 / 307
页数:6
相关论文
共 50 条
  • [41] High-Level Synthesis for FPGA Design Based-SLAM Application
    Abouzahir, Mohamed
    Elouardi, Abdelhafid
    Bouaziz, Samir
    Hammami, Omar
    Ali, Ismail
    2016 IEEE/ACS 13TH INTERNATIONAL CONFERENCE OF COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2016,
  • [42] High-level Design Environments for FPGA-based Content Processing
    Cheng, Kevin C. S.
    Fleury, Martin
    PROCEEDINGS OF 2008 IEEE/ASME INTERNATIONAL CONFERENCE ON MECHATRONIC AND EMBEDDED SYSTEMS AND APPLICATIONS, 2008, : 249 - 254
  • [43] High-level Debugging And Verification For FPGA-Based Multicore Architectures
    Abella, Oriol Arcas
    Cristal, Adrian
    Unsal, Osman S.
    2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 135 - 142
  • [44] High-level Performance Estimation of Image Processing Design Using FPGA
    Mars, S.
    El Mourabit, A.
    Moussa, A.
    Asrih, Z.
    El Hajjouji, I.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL AND INFORMATION TECHNOLOGIES (ICEIT), 2016, : 543 - 546
  • [45] High-Level Description and Synthesis of Floating-Point Accumulators on FPGA
    Daigneault, Marc-Andre
    David, Jean Pierre
    2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 206 - 209
  • [46] Accelerating RNN on FPGA with Efficient Conversion of High-Level Designs to RTL
    Li, Zongze
    Fu, Song
    2019 IEEE INTERNATIONAL CONFERENCE ON BIG DATA (BIG DATA), 2019, : 3355 - 3364
  • [47] FPGA acceleration analysis of LibSVM predictors based on high-level synthesis
    Leiva, Lucas
    Vazquez, Martin
    Torrents-Barrena, Jordina
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (12): : 14137 - 14163
  • [48] High-level design tools for FPGA-based combinatorial accelerators
    Sklyarov, V
    Skliarova, I
    Almeida, P
    Almeida, M
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 976 - 979
  • [49] High-Level Synthesis Implementation of an Accurate HEVC Interpolation Filter on an FPGA
    Sjovall, Panu
    Rasinen, Matti
    Lemmetti, Ari
    Vanne, Jarno
    2021 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2021,
  • [50] Efficient high-level coding in a PLC to FPGA translation and implementation flow
    Department of Automation, Halkis Institute of Technology, Psahna, Evia
    34400, Greece
    不详
    15780, Greece
    Lect. Notes Electr. Eng., (269-276):