Strain induced variability study in Gate-All-Around vertically-stacked horizontal nanosheet transistors

被引:15
|
作者
Mohapatra, E. [1 ]
Dash, T. P. [1 ]
Jena, J. [1 ]
Das, S. [2 ]
Maiti, C. K. [3 ]
机构
[1] Siksha O Anusandhan Deemed Be Univ, Dept Elect & Commun Engn, Bhubaneswar 751030, India
[2] Silicon Inst Technol, Dept Elect & Commun Engn, Bhubaneswar 751024, India
[3] Soura Niloy, Kailash Ghosh Rd, Kolkata 700008, India
关键词
nanosheet FETs; density-gradient (DG) model; work-function engineering; Schrodinger-Poisson; variability; strain engineering; RANDOM DOPANT; SI GATE; NANOWIRE; GRANULARITY; FLUCTUATION; MOSFETS;
D O I
10.1088/1402-4896/ab89f5
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Using physics-based predictive technology CAD simulations, we show the improvements possible in device performance via strain engineering in vertically-stacked horizontal gate-all-around nanosheet Field-Effect transistors (NSFETs), which may outperform conventional FinFETs beyond 7 nm technology node. Effects of mechanical strain on NSFET variability is reported for the first time. We present a novel simulation approach for the analyses of random dopant fluctuation (RDF) and metal grain granularity (MGG) dependent variability in nanosheet transistors. The study encompasses topography simulation, which realistically reproduces a reported experimental nanosheet transistor. Device simulations are based on sub-band Boltzmann transport with 2D Schrodinger equation in the nanosheet cross-section and 1D Boltzmann transport along the nanosheet channel. The effects of mechanical stress and geometry dependence of the electrical characteristics are also reported. Critical design issues are outlined.
引用
下载
收藏
页数:10
相关论文
共 50 条
  • [21] Exploration of Negative Capacitance in Gate-All-Around Si Nanosheet Transistors
    Sakib, Fahimul Islam
    Hasan, Md. Azizul
    Hossain, Mainul
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (11) : 5236 - 5242
  • [22] Gate-all-around nanosheet transistors go 2D
    Chen, Zhihong
    NATURE ELECTRONICS, 2022, 5 (12) : 830 - 831
  • [23] Geometrical Variability Impact on the Performance of Sub - 3 nm Gate-All-Around Stacked Nanosheet FET
    Nisha Yadav
    Sunil Jadav
    Gaurav Saini
    Silicon, 2022, 14 : 10681 - 10693
  • [24] Gate-all-around nanosheet transistors go 2D
    Zhihong Chen
    Nature Electronics, 2022, 5 : 830 - 831
  • [25] NBTI Impact of Surface Orientation in Stacked Gate-All-Around Nanosheet Transistor
    Zhou, Huimei
    Wang, Miaomiao
    Zhang, Jingyun
    Watanabe, Koji
    Durfee, Curtis
    Mochizuki, Shogo
    Bao, Ruqiang
    Southwick, Richard
    Bhuiyan, Maruf
    Veeraraghavan, Basker
    2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,
  • [26] Vertically Stacked Gate-All-Around Si Nanowire CMOS Transistors with Dual Work Function Metal Gates
    Mertens, H.
    Ritzenthaler, R.
    Chasin, A.
    Schram, T.
    Kunnen, E.
    Hikavyy, A.
    Ragnarsson, L. -A.
    Dekkers, H.
    Hopf, T.
    Wostyn, K.
    Devriendt, K.
    Chew, S. A.
    Kim, M. S.
    Kikuchi, Y.
    Rosseel, E.
    Mannaert, G.
    Kubicek, S.
    Demuynck, S.
    Dangol, A.
    Bosman, N.
    Geypen, J.
    Carotan, P.
    Bender, H.
    Barla, K.
    Horiguchi, N.
    Mocuta, D.
    2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
  • [27] Gate-Last I/O Transistors based on Stacked Gate-All-Around Nanosheet Architecture for Advanced Logic Technologies
    Bhuiyan, M.
    Kim, M.
    Zhou, H.
    Lo, H.
    Siddiqui, S.
    Stolfi, M.
    Guarini, T.
    Pujari, R.
    Davey, E.
    Stuckert, E.
    Li, J.
    Chou, A.
    Zhao, K.
    Wang, M.
    Guo, D.
    Colombeau, B.
    Loubet, N.
    Haran, B.
    Bu, H.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [28] Vertically Stacked Gate-All-Around Si Nanowire Transistors: Key Process Optimizations and Ring Oscillator Demonstration
    Mertens, H.
    Ritzenthaler, R.
    Pena, V.
    Santoro, G.
    Kenis, K.
    Schulze, A.
    Litta, E. D.
    Chew, S. A.
    Devriendt, K.
    Chiarella, T.
    Demuynck, S.
    Yakimets, D.
    Jang, D.
    Spessot, A.
    Eneman, G.
    Dangol, A.
    Lagrain, P.
    Bender, H.
    Sun, S.
    Korolik, M.
    Kioussis, D.
    Kim, M.
    Bu, K-H.
    Chen, S. C.
    Cogorno, M.
    Devrajan, J.
    Machillot, J.
    Yoshida, N.
    Kim, N.
    Barla, K.
    Mocuta, D.
    Horiguchi, N.
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [29] Comprehensive Study of Stacked Nanosheet-Type Channel Based on Junctionless Gate-All-Around Thin-Film Transistors
    Lin, Yu-Ru
    Lin, Yu-Hsien
    Yang, Yi-Yun
    Wu, Yung-Chun
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 969 - 972
  • [30] Stacked Nanosheet Gate-All-Around Transistor to Enable Scaling Beyond FinFET
    Loubet, N.
    Hook, T.
    Montanini, P.
    Yeung, C. -W.
    Kanakasabapathy, S.
    Guillorn, M.
    Yamashita, T.
    Zhang, J.
    Miao, X.
    Wang, J.
    Young, A.
    Chao, R.
    Kang, M.
    Liu, Z.
    Fan, S.
    Hamieh, B.
    Sieg, S.
    Mignot, Y.
    Xu, W.
    Seo, S. -C.
    Yoo, J.
    Mochizuki, S.
    Sankarapandian, M.
    Kwon, O.
    Carr, A.
    Greene, A.
    Park, Y.
    Frougier, J.
    Galatage, R.
    Bao, R.
    Shearer, J.
    Conti, R.
    Song, H.
    Lee, D.
    Kong, D.
    Xu, Y.
    Arceo, A.
    Bi, Z.
    Xu, P.
    Muthinti, R.
    Li, J.
    Wong, R.
    Brown, D.
    Oldiges, P.
    Robison, R.
    Arnold, J.
    Felix, N.
    Skordas, S.
    Gaudiello, J.
    Standaert, T.
    2017 SYMPOSIUM ON VLSI TECHNOLOGY, 2017, : T230 - T231