Strain induced variability study in Gate-All-Around vertically-stacked horizontal nanosheet transistors

被引:15
|
作者
Mohapatra, E. [1 ]
Dash, T. P. [1 ]
Jena, J. [1 ]
Das, S. [2 ]
Maiti, C. K. [3 ]
机构
[1] Siksha O Anusandhan Deemed Be Univ, Dept Elect & Commun Engn, Bhubaneswar 751030, India
[2] Silicon Inst Technol, Dept Elect & Commun Engn, Bhubaneswar 751024, India
[3] Soura Niloy, Kailash Ghosh Rd, Kolkata 700008, India
关键词
nanosheet FETs; density-gradient (DG) model; work-function engineering; Schrodinger-Poisson; variability; strain engineering; RANDOM DOPANT; SI GATE; NANOWIRE; GRANULARITY; FLUCTUATION; MOSFETS;
D O I
10.1088/1402-4896/ab89f5
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Using physics-based predictive technology CAD simulations, we show the improvements possible in device performance via strain engineering in vertically-stacked horizontal gate-all-around nanosheet Field-Effect transistors (NSFETs), which may outperform conventional FinFETs beyond 7 nm technology node. Effects of mechanical strain on NSFET variability is reported for the first time. We present a novel simulation approach for the analyses of random dopant fluctuation (RDF) and metal grain granularity (MGG) dependent variability in nanosheet transistors. The study encompasses topography simulation, which realistically reproduces a reported experimental nanosheet transistor. Device simulations are based on sub-band Boltzmann transport with 2D Schrodinger equation in the nanosheet cross-section and 1D Boltzmann transport along the nanosheet channel. The effects of mechanical stress and geometry dependence of the electrical characteristics are also reported. Critical design issues are outlined.
引用
下载
收藏
页数:10
相关论文
共 50 条
  • [41] TDDB Reliability in Gate-All-Around Nanosheet
    Zhou, Huimei
    Wang, Miaomiao
    Bao, Ruqiang
    Shen, Tian
    Wu, Ernest
    Southwick, Richard
    Zhang, Jingyun
    Basker, Veeraraghavan
    Guo, Dechao
    2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [42] Fabrication and Characterization of Stacked Poly-Si Nanosheet With Gate-All-Around and Multi-Gate Junctionless Field Effect Transistors
    Tsai, Meng-Ju
    Peng, Kang-Hui
    Sun, Chong-Jhe
    Yan, Siao-Cheng
    Hsu, Chieng-Chung
    Lin, Yu-Ru
    Lin, Yu-Hsien
    Wu, Yung-Chun
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 1133 - 1139
  • [43] Design study of the gate-all-around silicon nanosheet MOSFETs
    Lee, Yongwoo
    Park, Geon-Hwi
    Choi, Bongsik
    Yoon, Jinsu
    Kim, Hyo-Jin
    Kim, Dae Hwan
    Kim, Dong Myong
    Kang, Min-Ho
    Choi, Sung-Jin
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (03)
  • [44] Analysis of DC Self Heating Effect in Stacked Nanosheet Gate-All-Around Transistor
    Kang, Min Jae
    Myeong, Ilho
    Kang, Myounggon
    Shin, Hyungcheol
    2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 343 - 345
  • [45] Gate-All-Around MOSFETs based on Vertically Stacked Horizontal Si Nanowires in a Replacement Metal Gate Process on Bulk Si Substrates
    Mertens, H.
    Ritzenthaler, R.
    Hikavyy, A.
    Kim, M. S.
    Tao, Z.
    Wostyn, K.
    Chew, S. A.
    De Keersgieter, A.
    Mannaert, G.
    Rosseel, E.
    Schram, T.
    Devriendt, K.
    Tsvetanova, D.
    Dekkers, H.
    Demuynck, S.
    Chasin, A.
    Van Besien, E.
    Dangol, A.
    Godny, S.
    Douhard, B.
    Bosman, N.
    Richard, O.
    Geypen, J.
    Bender, H.
    Barla, K.
    Mocuta, D.
    Horiguchi, N.
    Thean, A. V-Y
    2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
  • [46] Statistical Device Simulation and Machine Learning of Process Variation Effects of Vertically Stacked Gate-All-Around Si Nanosheet CFETs
    Kola, Sekhar Reddy
    Li, Yiming
    Butola, Rajat
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2024, 23 : 386 - 392
  • [47] Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs
    De Marchi, M.
    Sacchetto, D.
    Frache, S.
    Zhang, J.
    Gaillardon, P. -E.
    Leblebici, Y.
    De Micheli, G.
    2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [48] Investigation of Self-Heating Effects in Vacuum Gate Dielectric Gate-all-Around Vertically Stacked Silicon Nanowire Field Effect Transistors
    Su, Yali
    Lai, Junhua
    Sun, Li
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (10) : 4085 - 4091
  • [49] The next generation of gate-all-around transistors
    Lishu Wu
    Nature Electronics, 2023, 6 : 469 - 469
  • [50] The next generation of gate-all-around transistors
    Wu, Lishu
    NATURE ELECTRONICS, 2023, 6 (07) : 469 - 469