NBTI Impact of Surface Orientation in Stacked Gate-All-Around Nanosheet Transistor

被引：3

作者：

Zhou, Huimei ^{[1
]}

Wang, Miaomiao ^{[1
]}

Zhang, Jingyun ^{[1
]}

Watanabe, Koji ^{[1
]}

Durfee, Curtis ^{[1
]}

Mochizuki, Shogo ^{[1
]}

Bao, Ruqiang ^{[1
]}

Southwick, Richard ^{[1
]}

Bhuiyan, Maruf ^{[1
]}

Veeraraghavan, Basker ^{[1
]}

机构：

[1] Albany Nanotech, IBM Res Div, Albany, NY 12203 USA

来源：

2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2020年

关键词：

GAA; Nanosheet (NS); NBTI; Surface orientation; BIAS TEMPERATURE INSTABILITY;

D O I：

10.1109/irps45951.2020.9129023

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report a thorough study of the negative bias temperature instability (NBTI) reliability in stacked gate-all-around (GAA) nanosheet (NS) devices with (100) and (110) top surfaces. We demonstrated that NBTI stresses not only create more permanent defects in (110) than (100) surface due to higher density of Si-H bond but also induce more recoverable damages. Finally, we show that NBTI deteriorates at narrow sheet width in (100) NS but is width independent in (110) NS.

引用

下载

页数：6

共 50 条

[1] Stacked Nanosheet Gate-All-Around Transistor to Enable Scaling Beyond FinFET
Loubet, N.
Hook, T.
Montanini, P.
Yeung, C. -W.
Kanakasabapathy, S.
Guillorn, M.
Yamashita, T.
Zhang, J.
Miao, X.
Wang, J.
Young, A.
Chao, R.
Kang, M.
Liu, Z.
Fan, S.
Hamieh, B.
Sieg, S.
Mignot, Y.
Xu, W.
Seo, S. -C.
Yoo, J.
Mochizuki, S.
Sankarapandian, M.
Kwon, O.
Carr, A.
Greene, A.
Park, Y.
Frougier, J.
Galatage, R.
Bao, R.
Shearer, J.
Conti, R.
Song, H.
Lee, D.
Kong, D.
Xu, Y.
Arceo, A.
Bi, Z.
Xu, P.
Muthinti, R.
Li, J.
Wong, R.
Brown, D.
Oldiges, P.
Robison, R.
Arnold, J.
Felix, N.
Skordas, S.
Gaudiello, J.
Standaert, T.
2017 SYMPOSIUM ON VLSI TECHNOLOGY, 2017, : T230 - T231
[2] Bias Temperature Instability Reliability in Stacked Gate-All-Around Nanosheet Transistor
Wang, Miaomiao
Zhang, Jingyun
Zhou, Huimei
Southwick, Richard G.
Chao, Robin Hsin Kuo
Miao, Xin
Basker, Veeraraghavan S.
Yamashita, Tenko
Guo, Dechao
Karve, Gauri
Bu, Huiming
Stathis, James H.
2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
[3] Analysis of DC Self Heating Effect in Stacked Nanosheet Gate-All-Around Transistor
Kang, Min Jae
Myeong, Ilho
Kang, Myounggon
Shin, Hyungcheol
2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 343 - 345
[4] Modeling of Negative Bias Temperature Instability (NBTI) for Gate-all-around (GAA) Stacked Nanosheet Technology
Liu, Leitao
Fang, Jingtian
Pal, Ashish
Asenov, Plamen
Bajaj, Mohit
Deng, Bei
Lin, Xi-Wei
Mahapatra, Souvik
Kengeri, Subi
Bazizi, El Mehdi
2024 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS 2024, 2024,
[5] Parasitic Capacitance Model for Stacked Gate-All-Around Nanosheet FETs
Sharma, Sanjay
Sahay, Shubham
Dey, Rik
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 37 - 45
[6] A Vertically Stacked Nanosheet Gate-All-Around FET for Biosensing Application
Li, Cong
Liu, Feichen
Han, Ru
Zhuang, Yiqi
IEEE ACCESS, 2021, 9 : 63602 - 63610
[7] Impact of Gate Stack Thermal Budget on NBTI Reliability in Gate-All-Around Nanosheet P-type Devices
Zhou, Huimei
Wang, Miaomiao
Loubet, Nicolas
Gaul, Andrew
Sulehria, Yasir
2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
[8] On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node
Wong, Hei
Kakushima, Kuniyuki
NANOMATERIALS, 2022, 12 (10)
[9] Process Flow Modelling and Characterisation of Stacked Gate-All-Around Nanosheet Transistors
Mumba, K.
Cai, S.
Kalna, K.
2022 IEEE 22ND INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (NANO), 2022, : 271 - 274
[10] Geometrical Variability Impact on the Performance of Sub - 3 nm Gate-All-Around Stacked Nanosheet FET
Nisha Yadav
Sunil Jadav
Gaurav Saini
Silicon, 2022, 14 : 10681 - 10693

← 1 2 3 4 5 →