VLSI-oriented input and output buffered switch architecture for high-speed ATM backbone nodes

被引：0

作者：

Kamatani, Y ^{[1
]}

Ohba, Y ^{[1
]}

Shimojo, Y ^{[1
]}

Ise, K ^{[1
]}

Motoyama, M ^{[1
]}

Saito, T ^{[1
]}

机构：

[1] TOSHIBA CO LTD, SEMICOND DEVICE ENGN LAB, KAWASAKI, KANAGAWA 210, JAPAN

来源：

IEICE TRANSACTIONS ON COMMUNICATIONS | 1996年 / E79B卷 / 05期

关键词：

ATM; switch; node; high-speed; backbone; flow control; input buffer; output buffer; shaved buffer; multicast; QoS; LSI;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Asynchronous Transfer Mode (ATM) is a promised bearer transmission service for high speed multimedia LAN. Recently, high speed multimedia ATM LAN products have been available. Therefore, in order to interconnect them, the multimedia backbone LAN, which has the expandable high throughput over 10G bps, supporting multicast, multi-QoS, and many interfaces including 622 Mbps, will be widely required. In this paper, the VLSI oriented input and output buffered switch architecture is proposed as the hardware architecture for multimedia backbone switch node. This paper describes that the chip set consisting of four VLSIs, that is, the switch element, the switch access, the distributor/arbiter, and the multiplexer/demultiplexer, can realize the backbone switch core, and the main specifications required to each VLSI are derived.

引用

页码：647 / 657

页数：11

共 50 条

[31] Look-ahead reservation-based scheduling for input-output buffered ATM switch
Pao, DCW
Lam, SP
IEE PROCEEDINGS-COMMUNICATIONS, 1998, 145 (04): : 234 - 240
[32] Performance of an input/output buffered-type ATM LAN switch with back-pressure function
Osaka Univ, Osaka, Japan
IEEE ACM Trans Networking, 2 (278-290):
[33] VLSI design and implementation of a high-speed multicast switch fabric
Li, C.
Venkatesan, R.
Heys, H. M.
2006 23RD BIENNIAL SYMPOSIUM ON COMMUNICATIONS, 2006, : 356 - +
[34] Management of High-Speed Multistream Information Transmission Channels Based on an Asynchronous Input–Output Measurement Backbone
M. L. Barbul
V. G. Domrachev
V. M. Isaev
E. G. Komarov
Yu. T. Kotov
Measurement Techniques, 2014, 57 : 631 - 638
[35] A high-speed ATM switch based on scalable distributed arbitration
Oki, E
Yamanaka, N
IEICE TRANSACTIONS ON COMMUNICATIONS, 1997, E80B (09) : 1372 - 1376
[36] INPUT AND OUTPUT QUEUING ATM SWITCH ARCHITECTURE WITH SPATIAL AND TEMPORAL SLOT RESERVATION CONTROL
OBARA, H
OKAMOTO, S
HAMAZUMI, Y
ELECTRONICS LETTERS, 1992, 28 (01) : 22 - 24
[37] Architecture design, performance analysis and VLSI implementation of a reconfigurable shared buffer for high-speed switch/router
Wu, Ling
Li, Cheng
INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2009, 22 (02) : 159 - 186
[38] Performance study of an input and output queueing ATM switch with a window scheme and a speed constraint
Choi, JS
Un, CK
TELECOMMUNICATION SYSTEMS, 1996, 6 (3-4) : 289 - 300
[39] PERFORMANCE OF VARIOUS INPUT-BUFFERED AND OUTPUT-BUFFERED ATM SWITCH DESIGN PRINCIPLES UNDER BURSTY TRAFFIC - SIMULATION STUDY
LIEW, SC
IEEE TRANSACTIONS ON COMMUNICATIONS, 1994, 42 (2-4) : 1371 - 1379
[40] Performance of various input-buffered and output-buffered ATM switch design principles under bursty traffic: simulation study
Liew, Soung C.
IEEE Transactions on Communications, 1994, 42 (2 -4 pt 2) : 1371 - 1379

← 1 2 3 4 5 →