VLSI-oriented input and output buffered switch architecture for high-speed ATM backbone nodes

被引：0

作者：

Kamatani, Y ^{[1
]}

Ohba, Y ^{[1
]}

Shimojo, Y ^{[1
]}

Ise, K ^{[1
]}

Motoyama, M ^{[1
]}

Saito, T ^{[1
]}

机构：

[1] TOSHIBA CO LTD, SEMICOND DEVICE ENGN LAB, KAWASAKI, KANAGAWA 210, JAPAN

来源：

IEICE TRANSACTIONS ON COMMUNICATIONS | 1996年 / E79B卷 / 05期

关键词：

ATM; switch; node; high-speed; backbone; flow control; input buffer; output buffer; shaved buffer; multicast; QoS; LSI;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Asynchronous Transfer Mode (ATM) is a promised bearer transmission service for high speed multimedia LAN. Recently, high speed multimedia ATM LAN products have been available. Therefore, in order to interconnect them, the multimedia backbone LAN, which has the expandable high throughput over 10G bps, supporting multicast, multi-QoS, and many interfaces including 622 Mbps, will be widely required. In this paper, the VLSI oriented input and output buffered switch architecture is proposed as the hardware architecture for multimedia backbone switch node. This paper describes that the chip set consisting of four VLSIs, that is, the switch element, the switch access, the distributor/arbiter, and the multiplexer/demultiplexer, can realize the backbone switch core, and the main specifications required to each VLSI are derived.

引用

页码：647 / 657

页数：11

共 50 条

[11] High-speed ATM switch fabrics
Roberts, C
ELECTRONIC ENGINEERING, 1999, 71 (870): : 9 - 10
[12] OBIG: the architecture of an Output Buffered Switch with Input Groups for large switches
Olesinski, Wladek
Eberle, Hans
Gura, Nils
GLOBECOM 2007: 2007 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-11, 2007, : 204 - 209
[13] A high speed VLSI architecture for scaleable ATM switches
Shipley, P
Sayed, S
Bayoumi, M
SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 72 - 76
[14] A HIGH-SPEED ATM SWITCHING ARCHITECTURE USING SMALL SHARED SWITCH BLOCKS
ENDO, K
YAMANAKA, N
IEICE TRANSACTIONS ON COMMUNICATIONS, 1993, E76B (07) : 736 - 740
[15] Fast scheduling algorithm for input and output buffered ATM switch with multiple switching planes
Han, MS
Lee, JH
Lee, BC
ELECTRONICS LETTERS, 1999, 35 (23) : 1999 - 2000
[16] A high-speed ATM switch architecture using random access input buffers and multi-cell-time arbitration
Kim, H
Oh, C
Kim, K
GLOBECOM 97 - IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, CONFERENCE RECORD, VOLS 1-3, 1997, : 536 - 540
[17] ATM TECHNOLOGY - A BACKBONE FOR HIGH-SPEED COMPUTER NETWORKING
DEPRYCKER, M
COMPUTER NETWORKS AND ISDN SYSTEMS, 1992, 25 (4-5): : 357 - 362
[18] A HIGH-SPEED ATM SWITCH THAT USES A SIMPLE RETRY ALGORITHM AND SMALL INPUT BUFFERS
GENDA, K
YAMANAKA, N
DOI, Y
IEICE TRANSACTIONS ON COMMUNICATIONS, 1993, E76B (07) : 726 - 730
[19] VLSI-Oriented architecture for two's complement serial-parallel multiplication without speed penalty
Moh, Sangman
ICCSA 2007: PROCEEDINGS OF THE FIFTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND APPLICATIONS, 2007, : 9 - 13
[20] Low-Latency Scalable Switch Architecture for ATM/WDM High-speed Networks
Ushadevi, M. B.
Mahesh, H. M.
Ravikumar, H. M.
ICIAS 2007: INTERNATIONAL CONFERENCE ON INTELLIGENT & ADVANCED SYSTEMS, VOLS 1-3, PROCEEDINGS, 2007, : 462 - +

← 1 2 3 4 5 →