Monolithic time-to-digital converter with 20ps resolution

被引：26

作者：

Tisa, S ^{[1
]}

Lotito, A ^{[1
]}

Giudice, A ^{[1
]}

Zappa, F ^{[1
]}

机构：

[1] Politecn Milan, Dipartimento Elettron & Informat, I-20133 Milan, Italy

来源：

ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2003年

关键词：

D O I：

10.1109/ESSCIRC.2003.1257173

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present a fully-integrated Time-to-Digital Converter, in a standard 0.8mum-CMOS technology, based on a cyclic pulse-shrinking design, that provides the lowest channel width of 20ps ever reported in literature for single-shot measurements performed by monolithic circuits, with differential linearity errors lower than 10ps (less than 0.5 LSB), conversion time shorter than 20mus, and 18ns Full-Scale-Range.

引用

页码：465 / 468

页数：4

共 50 条

[41] All Digital Time-to-Digital Converter with High Resolution and Wide Detect Range
Huang, Hong-Yi
Hung, Wei-Chung
Cheng, Hui-Wen
Lu, Ching-Hsing
[J]. ENGINEERING LETTERS, 2011, 19 (03) : 261 - 264
[42] A MULTISTOP TIME-TO-DIGITAL CONVERTER
FESTA, E
SELLEM, R
[J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH, 1981, 188 (01): : 99 - 104
[43] A 2.5-ps Bin Size and 6.7-ps Resolution FPGA Time-to-Digital Converter Based on Delay Wrapping and Averaging
Chen, Poki
Hsiao, Ya-Yun
Chung, Yi-Su
Tsai, Wei Xiang
Lin, Jhih-Min
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (01) : 114 - 124
[44] An 8.8 ps RMS Resolution Time-To-Digital Converter Implemented in a 60 nm FPGA with Real-Time Temperature Correction
Song, Zhipeng
Zhao, Zhixiang
Yu, Hongsen
Yang, Jingwu
Zhang, Xi
Sui, Tengjie
Xu, Jianfeng
Xie, Siwei
Huang, Qiu
Peng, Qiyu
[J]. SENSORS, 2020, 20 (08)
[45] A 4.2 ps Time-Interval RMS Resolution Time-to-Digital Converter Using a Bin Decimation Method in an UltraScale FPGA
Wang, Yonggang
Liu, Chong
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2016, 63 (05) : 2632 - 2638
[46] A 20ps Resolution Wave Union FPGA TDC with On-Chip Real Time Correction
Qi, Ji
Deng, Zhi
Gong, Hui
Liu, Yinong
[J]. 2010 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD (NSS/MIC), 2010, : 396 - 399
[47] Multi-Channel FPGA Time-to-Digital Converter With 10 ps Bin and 40 ps FWHM
Portaluppi, Davide
Pasquinelli, Klaus
Cusini, Iris
Zappa, Franco
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2022, 71
[48] Variation tolerant high resolution and low latency time-to-digital converter
Henzler, S.
Koeppe, S.
Lorenz, D.
Kamp, W.
Kuenemund, R.
Schmitt-Landsiedel, D.
[J]. ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 194 - +
[49] A calibration technique for a high-resolution flash time-to-digital converter
Levine, PM
Roberts, GW
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 253 - 256
[50] Successive Approximation Time-to-Digital Converter with Vernier-level Resolution
Jiang, Richen
Li, Congbing
Yang, MingCong
Kobayashi, Haruo
Ozawa, Yuki
Tsukiji, Nobukazu
Hirano, Mayu
Shiota, Ryoji
Hatayama, Kazumi
[J]. PROCEEDINGS OF THE 2016 IEEE 21ST INTERNATIONAL MIXED-SIGNALS TEST WORKSHOP (IMSTW), 2016,

← 1 2 3 4 5 →