Ultra low power four-quadrant multiplier/two-quadrant divider circuit using FGMOS

被引：2

作者：

Rodriguez-Villegas, E. ^{[1
]}

Alam, Loannis ^{[1
]}

机构：

[1] Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, Exhibit Rd, London SW7 2BT, England

来源：

IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II | 2006年

关键词：

D O I：

10.1109/MWSCAS.2006.382209

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a novel ultra low power wide-range four-quadrant multiplier/two-quadrant divider circuit. The proposed circuit is implemented using Floating Gate MOS (FGMOS) devices operating in weak inversion. The wide range is achieved by means of a predistortion technique based on having different input capacitances in the FGMOS transistors. The circuit compares favourably to other ultra low power multiplier/divider circuits. The multiplier/divider can operate under a 0.9V supply voltage with a power consumption of 87nW in a 0.35 mu m AMS technology.

引用

页码：64 / +

页数：2

共 50 条

[31] Two-quadrant CMOS plug-in divider
Lin, Kuo-Jen
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (09) : 2682 - 2684
[32] CMOS design of a low power and high precision four-quadrant analog multiplier
Beyraghi, Naser
Khoei, Abdollah
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2015, 69 (01) : 400 - 407
[33] Two-Quadrant Compact CMOS Current Divider
Lin, Kuo-Jen
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (07) : 1713 - 1715
[34] DTMOS based four-quadrant multiplier/divider with voltage difference transconductance amplifier
Krishna, Motkuri
Nagar, Bal Chand
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 118 (02) : 371 - 386
[35] CMOS design of a four-quadrant multiplier based on a novel squarer circuit
Naser Beyraghi
Abdollah Khoei
Khayrollah Hadidi
Analog Integrated Circuits and Signal Processing, 2014, 80 : 473 - 481
[36] A Novel Low Power FGMOS-CCII Based Fully CMOS Four Quadrant Multiplier
Varun, Neha
2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2016, : 1377 - 1381
[37] Low-voltage BiCMOS four-quadrant multiplier and squarer
Liu, SI
Lee, JL
Chang, CC
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 20 (01) : 25 - 29
[38] CMOS wme-range four-quadrant analog multiplier circuit
Prommee, P
Somdunyakanok, M
Poorahong, K
Phinat, P
Dejhan, K
ISPACS 2005: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, 2005, : 197 - 200
[39] CMOS design of a four-quadrant multiplier based on a novel squarer circuit
Beyraghi, Naser
Khoei, Abdollah
Hadidi, Khayrollah
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (03) : 473 - 481
[40] Ultra low power wide range four quadrant analog multiplier
Sinem Keleş
Fatih Keleş
Analog Integrated Circuits and Signal Processing, 2020, 102 : 491 - 500

← 1 2 3 4 5 →