Novel process for vertical double-gate (DG) metal-oxide-semiconductor field-effect-transistor (MOSFET) fabrication

被引：6

作者：

Masahara, M ^{[1
]}

Matsukawa, T ^{[1
]}

Tanoue, H ^{[1
]}

Ishii, K ^{[1
]}

Liu, YX ^{[1
]}

Sakamoto, K ^{[1
]}

Kanemaru, S ^{[1
]}

Suzuki, E ^{[1
]}

机构：

[1] Natl Inst Adv Ind Sci & Technol, Nanoelectr Res Inst, Tsukuba, Ibaraki 3058568, Japan

来源：

JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2003年 / 42卷 / 6B期

关键词：

vertical DG MOSFET; TMAH; orientation-dependent wet-etching; ion-bombardment-retarded etching; Si wall; symmetrical double side gate; etchback; planarization;

D O I：

10.1143/JJAP.42.4138

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

A novel process to fabricate a vertical double-gate (DG) metal-oxide-semiconductor field-effect-transistor (MOSFET) has been proposed. The etch rate of ion-beam exposed Si in a tetramethylammonium hydroxide (TMAH) solution was found to be significantly retarded. By utilizing this phenomenon and the orientation-dependent etching of the Si with a TMAH solution, a 16-nm-thick Si wall for a vertical channel of the DG MOSFET was successfully fabricated on the bulk Si substrate. By applying the etchback process, symmetrical poly-Si DG was formed on each side of the Si wall. A drain contact hole was opened self-aligned to the Si wall by combining a planarization and an etchback process with an electron-beam resist.

引用

页码：4138 / 4141

页数：4

共 50 条

[1] An analytical symmetric double-gate silicon-on-insulator metal-oxide-semiconductor field-effect-transistor model
Jang, SL
Hu, MC
Liu, SS
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (10): : 6250 - 6253
[2] Analog performance of the nanoscale double-gate metal-oxide-semiconductor field-effect-transistor near the ultimate scaling limits
Jiménez, D
Iñíguez, B
Suñé, J
Sáenz, JJ
[J]. JOURNAL OF APPLIED PHYSICS, 2004, 96 (09) : 5271 - 5276
[3] Fabrication of ultrathin Si channel wall for vertical double-gate metal-oxide-semiconductor field-effect transistor (DG MOSFET) by using ion-bombardment-retarded etching (IBRE)
Masahara, M
Matsukawa, T
Ishii, K
Liu, YX
Nagao, M
Tanoue, H
Tanii, T
Ohdomari, I
Kanemaru, S
Suzuki, E
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (4B): : 1916 - 1918
[4] Fabrication of a vertical-channel double-gate metal-oxide-semiconductor field-effect transistor using a neutral beam etching
Endo, K
Noda, S
Masahara, M
Kubota, T
Ozaki, T
Samukawa, SJ
Liu, YX
Ishii, K
Ishikawa, Y
Sugimata, E
Matsukawa, T
Takashinia, H
Yamauchi, H
Suzuki, E
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2006, 45 (8-11): : L279 - L281
[5] Gate controlled magnetoresistance in a silicon metal-oxide-semiconductor field-effect-transistor
Ciccarelli, C.
Park, B. G.
Ogawa, S.
Ferguson, A. J.
Wunderlich, J.
[J]. APPLIED PHYSICS LETTERS, 2010, 97 (08)
[6] Quantum transport in a nanosize double-gate metal-oxide-semiconductor field-effect transistor
Croitoru, MD
Gladilin, VN
Fomin, VM
Devreese, JT
Magnus, W
Schoenmaker, W
Sorée, B
[J]. JOURNAL OF APPLIED PHYSICS, 2004, 96 (04) : 2305 - 2310
[7] Demonstration of dopant profiling in ultrathin channels of vertical-type double-gate metal-oxide-semiconductor field-effect-transistor by scanning nonlinear Dielectric microscopy
Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology , 1-1-1 Umezono, Tsukuba, Ibaraki 305-8568, Japan
[J]. 1600, 2400-2404 (April 2005):
[8] Demonstration of dopant profiling in ultrathin channels of vertical-type double-gate metal-oxide-semiconductor field-effect-transistor by scanning nonlinear dielectric microscopy
Masahara, M
Hosokawa, S
Matsukawa, T
Endo, K
Naitou, Y
Tanoue, H
Suzuki, E
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2400 - 2404
[9] A physical model of cylindrical surrounding double-gate metal-oxide-semiconductor field-effect transistor
Liu Jia-Wen
Yao Ruo-He
Liu Yu-Rong
Geng Kui-Wei
[J]. ACTA PHYSICA SINICA, 2021, 70 (15)
[10] Compact double-gate metal-oxide-semiconductor field effect transistor model for device/circuit optimization
Sadachika, Norio
Murakami, Takahiro
Oka, Hideki
Tanabe, Ryon
Mattausch, Hans Juergen
Miura-Mattausch, Mitiko
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (08) : 1379 - 1381

← 1 2 3 4 5 →