Demonstration of dopant profiling in ultrathin channels of vertical-type double-gate metal-oxide-semiconductor field-effect-transistor by scanning nonlinear dielectric microscopy

被引:3
|
作者
Masahara, M [1 ]
Hosokawa, S [1 ]
Matsukawa, T [1 ]
Endo, K [1 ]
Naitou, Y [1 ]
Tanoue, H [1 ]
Suzuki, E [1 ]
机构
[1] Natl Inst Adv Ind Sci & Technol, AIST, Nanoelect Res Inst, Tsukuba, Ibaraki 3058568, Japan
关键词
vertical-type DG MOSFET; ultrathin channel; depart profile; scanning nonlinear dielectric microscopy; p-n junction; ion implantation; effective channel length;
D O I
10.1143/JJAP.44.2400
中图分类号
O59 [应用物理学];
学科分类号
摘要
We demonstrate dopant profiling in ultrathin channels (UTCs) (T-c = 18-58 nm) of vertical-type double-gate metal-oxide-semiconductor field-effect-transistors (DG MOSFET) by scanning nonlinear dielectric microscopy (SNDM). The vertical UTCs were fabricated by orientation-dependent-wet etching. Using ion implantation technology and subsequent furnace annealing, n(+)-p junctions, which correspond to the source/drain of the vertical-type DG MOSFET, were formed in the upper part of the UTC. To improve the accuracy of the vertical dopant profile in the UTC, the cross-section of the UTC was magnified by beveling with a small angle by chemical mechanical polishing. Using such a beveled sample, the dopant depth profile in the vertical UTC has been measured by SNDM with nanometer-scale resolution. On the basis of the measurements of the dopant profile, an effective channel length for the vertical DG MOSFET has also been estimated quantitatively.
引用
收藏
页码:2400 / 2404
页数:5
相关论文
共 50 条
  • [1] Demonstration of dopant profiling in ultrathin channels of vertical-type double-gate metal-oxide-semiconductor field-effect-transistor by scanning nonlinear Dielectric microscopy
    Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology , 1-1-1 Umezono, Tsukuba, Ibaraki 305-8568, Japan
    [J]. 1600, 2400-2404 (April 2005):
  • [2] Dopant profiling in vertical ultrathin channels of double-gate metal-oxide-semiconductor field-effect transistors by using scanning nonlinear dielectric microscopy
    Masahara, M
    Hosokawa, S
    Matsukawa, T
    Endo, K
    Naitou, Y
    Tanoue, H
    Suzuki, E
    [J]. APPLIED PHYSICS LETTERS, 2004, 85 (18) : 4139 - 4141
  • [3] Novel process for vertical double-gate (DG) metal-oxide-semiconductor field-effect-transistor (MOSFET) fabrication
    Masahara, M
    Matsukawa, T
    Tanoue, H
    Ishii, K
    Liu, YX
    Sakamoto, K
    Kanemaru, S
    Suzuki, E
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (6B): : 4138 - 4141
  • [4] An analytical symmetric double-gate silicon-on-insulator metal-oxide-semiconductor field-effect-transistor model
    Jang, SL
    Hu, MC
    Liu, SS
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (10): : 6250 - 6253
  • [5] Analog performance of the nanoscale double-gate metal-oxide-semiconductor field-effect-transistor near the ultimate scaling limits
    Jiménez, D
    Iñíguez, B
    Suñé, J
    Sáenz, JJ
    [J]. JOURNAL OF APPLIED PHYSICS, 2004, 96 (09) : 5271 - 5276
  • [6] Demonstration and analysis of accumulation-mode double-gate metal-oxide-semiconductor field-effect transistor
    Masahara, Meishoku
    Endo, Kazuhiko
    Liu, Yongxun
    Matsukawa, Takashi
    O'uchi, Shinichi
    Ishii, Kenichi
    Sugimata, Etsuro
    Suzuki, Eiichi
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3079 - 3083
  • [7] Fabrication and characterization of vertical-type, self-aligned asymmetric double-gate metal-oxide-semiconductor field-effect-transistors
    Masahara, M
    Liu, YX
    Ishii, K
    Sakamoto, K
    Matsukawa, T
    Tanoue, H
    Kanemaru, S
    Suzuki, E
    [J]. APPLIED PHYSICS LETTERS, 2005, 86 (12) : 1 - 3
  • [8] Gate controlled magnetoresistance in a silicon metal-oxide-semiconductor field-effect-transistor
    Ciccarelli, C.
    Park, B. G.
    Ogawa, S.
    Ferguson, A. J.
    Wunderlich, J.
    [J]. APPLIED PHYSICS LETTERS, 2010, 97 (08)
  • [9] Fabrication and characterization of vertical-type double-gate metal-oxide-semiconductor field-effect transistor with ultrathin Si channel and self-aligned source and drain - art. no. 072103
    Masahara, M
    Liu, YX
    Endo, K
    Matsukawa, T
    Sakamoto, K
    Ishii, K
    O'uchi, S
    Sugimata, E
    Yamauchi, H
    Suzuki, E
    [J]. APPLIED PHYSICS LETTERS, 2006, 88 (07)
  • [10] Quantum transport in a nanosize double-gate metal-oxide-semiconductor field-effect transistor
    Croitoru, MD
    Gladilin, VN
    Fomin, VM
    Devreese, JT
    Magnus, W
    Schoenmaker, W
    Sorée, B
    [J]. JOURNAL OF APPLIED PHYSICS, 2004, 96 (04) : 2305 - 2310