An analytical symmetric double-gate silicon-on-insulator metal-oxide-semiconductor field-effect-transistor model

被引:1
|
作者
Jang, SL
Hu, MC
Liu, SS
机构
关键词
symmetric double-gate SOI; self-heating; parasitic resistance;
D O I
10.1143/JJAP.36.6250
中图分类号
O59 [应用物理学];
学科分类号
摘要
A new complete and analytical drain current model for symmetric double-gate silicon-on-insulator metal-oxide-semiconductor field-effect-transistors (SOI MOSFETs) is presented. The model applicable for digital/analog circuit simulation contains the following advanced features: precise description of the subthreshold, near threshold and above-threshold regions of operation by one single expression considering the source/drain resistance: inclusion of important short channel effects such as velocity saturation. drain induced barrier lowering and channel length modulation self-heating effect due to the low thermal conductivity of the buried oxide; impact-ionization of MOS devices and parasitic bipolar junction transistor associated with drain breakdown. It was developed using a quasi-two-dimensional Poisson equation.
引用
收藏
页码:6250 / 6253
页数:4
相关论文
共 50 条
  • [1] Analytical Threshold Voltage Model for Double-Gate Schottky Source/Drain Silicon-on-Insulator Metal Oxide Semiconductor Field Effect Transistor
    Tanabe, Ryo
    Suzuki, Kunihiro
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (11) : 8311 - 8316
  • [2] Evidence for mobility enhancement in double-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistors
    Rodriguez, N.
    Cristoloveanu, S.
    Gamiz, F.
    [J]. JOURNAL OF APPLIED PHYSICS, 2007, 102 (08)
  • [3] Scaling parameter dependent drain induced barrier lowering effect in double-gate silicon-on-insulator metal-oxide-semiconductor field effect transistor
    Samudra, G
    Rajendran, K
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1999, 38 (4A): : L349 - L352
  • [4] Gate controlled magnetoresistance in a silicon metal-oxide-semiconductor field-effect-transistor
    Ciccarelli, C.
    Park, B. G.
    Ogawa, S.
    Ferguson, A. J.
    Wunderlich, J.
    [J]. APPLIED PHYSICS LETTERS, 2010, 97 (08)
  • [5] Novel process for vertical double-gate (DG) metal-oxide-semiconductor field-effect-transistor (MOSFET) fabrication
    Masahara, M
    Matsukawa, T
    Tanoue, H
    Ishii, K
    Liu, YX
    Sakamoto, K
    Kanemaru, S
    Suzuki, E
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (6B): : 4138 - 4141
  • [6] Analog performance of the nanoscale double-gate metal-oxide-semiconductor field-effect-transistor near the ultimate scaling limits
    Jiménez, D
    Iñíguez, B
    Suñé, J
    Sáenz, JJ
    [J]. JOURNAL OF APPLIED PHYSICS, 2004, 96 (09) : 5271 - 5276
  • [7] Empirical quantitative modeling of threshold voltage of sub-50-nm double-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistor
    Tahara, Yuki
    Omura, Yasuhisa
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3074 - 3078
  • [8] A simple, analytical and complete deep-submicrometer fully depleted silicon-on-insulator metal-oxide-semiconductor field-effect-transistor model considering velocity overshoot
    Jang, SL
    Hu, MC
    Liu, SS
    Chen, YS
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3A): : 1015 - 1024
  • [9] A physical model of cylindrical surrounding double-gate metal-oxide-semiconductor field-effect transistor
    Liu Jia-Wen
    Yao Ruo-He
    Liu Yu-Rong
    Geng Kui-Wei
    [J]. ACTA PHYSICA SINICA, 2021, 70 (15)
  • [10] Compact double-gate metal-oxide-semiconductor field effect transistor model for device/circuit optimization
    Sadachika, Norio
    Murakami, Takahiro
    Oka, Hideki
    Tanabe, Ryon
    Mattausch, Hans Juergen
    Miura-Mattausch, Mitiko
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (08) : 1379 - 1381