A novel wafer-level hermetic packaging for MEMS devices

被引:8
|
作者
Tsou, Chingfu [1 ]
Li, Hungchung [1 ]
Chang, Hsing-Cheng [1 ]
机构
[1] Feng Chia Univ, DEpt Automat Control Engn, Taichung 40724, Taiwan
来源
关键词
hermetic packaging; microelectromechanical system (MEMS); wafer-level;
D O I
10.1109/TADVP.2007.906236
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Some emerging microelectromechanical systems (MEMS) devices such as high-performance inertial sensors and high-speed actuators must be operated in a high vacuum and in order to create this vacuum environment, specific packaging is required. To satisfy this demand, this paper presents a novel method for hermetic and near-vacuum packaging of MEMS devices. We use wafer-level bonding technology to combine with vacuum packaging, simultaneously. For this packaging solution, the wafers with air-guided micro-through-holes were placed on a custom-built design housed in a vacuum chamber maintained at a low-pressure environment of sub-10 mtorr. Packaging structure is then sealed by solder ball reflow process with the lower heating temperature of 300 degrees C to fill up micro-through-hole. Experimental results shown the hermetical packaging technique using solder sealing is adapted to the wafer-level microfabrication process for MEMS devices and can achieve better yield and performance. Thus, this technique is very useful for many applications with high performance and low packaging cost can be obtained due to wafer-level processing.
引用
收藏
页码:616 / 621
页数:6
相关论文
共 50 条
  • [21] Thru-wafer interconnect for SOI-MEMS 3D wafer-level hermetic packaging
    Lin, Chiung-Wen
    Yang, Hsuch-An
    Wang, Wei Chung
    Fang, Weileun
    TRANSDUCERS '07 & EUROSENSORS XXI, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007,
  • [22] Wafer Level Hermetic Packaging of MOEMS Devices
    Yang, Charles
    Xu, Antai
    Wang, Ye
    32nd IEEE/CPMT International Electronic Manufacturing Technology Symposium, 2007, : 182 - 185
  • [23] An innovative approach to wafer-level MEMS packaging
    Teomim, D
    Badihi, A
    Zilber, G
    SOLID STATE TECHNOLOGY, 2002, 45 (01) : 57 - +
  • [24] DRIE from MEMS to wafer-level packaging
    Lea, Leslie M.
    Short, Carolyn L.
    SOLID STATE TECHNOLOGY, 2007, 50 (12) : 58 - 60
  • [25] Ceramic via wafer-level packaging for MEMS
    Heck, John M.
    Arana, Leonel R.
    Read, Bill
    Dory, Thomas S.
    ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 1069 - 1074
  • [26] Vacuum wafer-level packaging for MEMS applications
    Caplet, S
    Sillon, N
    Delaye, MT
    Berruyer, P
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY VIII, 2003, 4979 : 271 - 278
  • [27] Hermetic Wafer Level Thin Film Packaging for MEMS
    Soon, Jeffrey Bo Woon
    Singh, Navab
    Calayir, Enes
    Fedder, Gary K.
    Piazza, Gianluca
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 857 - 862
  • [28] Use of nanoporous columnar thin film in the wafer-level packaging of MEMS devices
    Lee, Byung-Kee
    Choi, Dong-Hoon
    Yoon, Jun-Bo
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2010, 20 (04)
  • [29] RESEARCH OF WAFER-LEVEL VACUUM PACKAGING BASED ON TGV TECHNOLOGY FOR MEMS DEVICES
    Kuang, Yunbin
    Hou, Zhanqiang
    Zhuo, Ming
    Xu, Qiang
    Li, Qingsong
    Xiao, Bin
    Shan, Heng
    Xiao, Dingbang
    Wu, Xuezhong
    2020 33RD IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS 2020), 2020, : 988 - 991
  • [30] MEMS wafer-level packaging with conductive vias and wafer bonding
    Yun, C. H.
    Martin, J. R.
    Chen, T.
    Davis, D.
    TRANSDUCERS '07 & EUROSENSORS XXI, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007,