RESEARCH OF WAFER-LEVEL VACUUM PACKAGING BASED ON TGV TECHNOLOGY FOR MEMS DEVICES

被引:0
|
作者
Kuang, Yunbin [1 ]
Hou, Zhanqiang [1 ]
Zhuo, Ming [1 ]
Xu, Qiang [1 ]
Li, Qingsong [1 ]
Xiao, Bin [1 ]
Shan, Heng [1 ]
Xiao, Dingbang [1 ]
Wu, Xuezhong [1 ]
机构
[1] Natl Univ Def Technol, Changsha 410073, Peoples R China
关键词
D O I
10.1109/mems46641.2020.9056410
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a novel wafer-level vacuum packaging method based on TGV (Through Glass Via) technology for MEMS devices. For the first time, it is reported that the vacuum packaging is achieved by TGV scheme combined with triple anodic bonding (TGV substrate, MEMS structure and glass cap), which will bring more stable vacuum packaging, lower packaging stress and lower parasitic capacitance. As a crucial step, glass reflow process was analyzed theoretically and experimentally to improve the sealing performance of TGV substrate itself. And the CMP (Chemical Mechanical Polish) technology for TGV substrate, which polishes glass and silicon at the same time, was also researched and ameliorated to obtain a smooth surface for excellent strength of triple anodic bonding. Finally, a MEMS gyroscope was packaged without getter, and the packaged pressure was calibrated to be about 90Pa, demonstrating the feasibility of this packaging scheme.
引用
收藏
页码:988 / 991
页数:4
相关论文
共 50 条
  • [1] Wafer-level vacuum packaging for MEMS
    Gooch, R
    Schimert, T
    McCardel, W
    Ritchey, B
    Gilmour, D
    Koziarz, W
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1999, 17 (04): : 2295 - 2299
  • [2] Wafer-level packaging technology for MEMS
    Mirza, AR
    [J]. ITHERM 2000: SEVENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOL I, PROCEEDINGS, 2000, : 113 - 119
  • [3] Vacuum wafer-level packaging for MEMS applications
    Caplet, S
    Sillon, N
    Delaye, MT
    Berruyer, P
    [J]. MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY VIII, 2003, 4979 : 271 - 278
  • [4] Novel SU-8 based vacuum wafer-level packaging for MEMS devices
    Murillo, Gonzalo
    Davis, Zachary J.
    Keller, Stephan
    Abadal, Gabriel
    Agusti, Jordi
    Cagliani, Alberto
    Noeth, Nadine
    Boisen, Anja
    Barniol, Nuria
    [J]. MICROELECTRONIC ENGINEERING, 2010, 87 (5-8) : 1173 - 1176
  • [5] Wafer-level vacuum/hermetic packaging technologies for MEMS
    Lee, Sang-Hyun
    Mitchell, Jay
    Welch, Warren
    Lee, Sangwoo
    Najafi, Khalil
    [J]. RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/MOEMS AND NANODEVICES IX, 2010, 7592
  • [6] MEMS Wafer-Level Packaging Technology Using LTCC Wafer
    Mohri, Mamoru
    Esashi, Masayoshi
    Tanaka, Shuji
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2014, 97 (09) : 246 - U8
  • [7] Wafer-level vacuum packaging technology based on selective electroplating
    Topart, P
    Leclair, S
    Alain, C
    Jerominek, H
    [J]. MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY IX, 2004, 5342 : 26 - 34
  • [8] A novel wafer-level hermetic packaging for MEMS devices
    Tsou, Chingfu
    Li, Hungchung
    Chang, Hsing-Cheng
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (04): : 616 - 621
  • [9] A low cost wafer-level MEMS packaging technology
    Monajemi, P
    Joseph, PJ
    Kohl, PA
    Ayazi, F
    [J]. MEMS 2005 MIAMI: TECHNICAL DIGEST, 2005, : 634 - 637
  • [10] Low-Cost Wafer-Level Vacuum Packaging for MEMS
    Roland Gooch
    Thomas Schimert
    [J]. MRS Bulletin, 2003, 28 : 55 - 59