A novel wafer-level hermetic packaging for MEMS devices

被引:8
|
作者
Tsou, Chingfu [1 ]
Li, Hungchung [1 ]
Chang, Hsing-Cheng [1 ]
机构
[1] Feng Chia Univ, DEpt Automat Control Engn, Taichung 40724, Taiwan
来源
关键词
hermetic packaging; microelectromechanical system (MEMS); wafer-level;
D O I
10.1109/TADVP.2007.906236
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Some emerging microelectromechanical systems (MEMS) devices such as high-performance inertial sensors and high-speed actuators must be operated in a high vacuum and in order to create this vacuum environment, specific packaging is required. To satisfy this demand, this paper presents a novel method for hermetic and near-vacuum packaging of MEMS devices. We use wafer-level bonding technology to combine with vacuum packaging, simultaneously. For this packaging solution, the wafers with air-guided micro-through-holes were placed on a custom-built design housed in a vacuum chamber maintained at a low-pressure environment of sub-10 mtorr. Packaging structure is then sealed by solder ball reflow process with the lower heating temperature of 300 degrees C to fill up micro-through-hole. Experimental results shown the hermetical packaging technique using solder sealing is adapted to the wafer-level microfabrication process for MEMS devices and can achieve better yield and performance. Thus, this technique is very useful for many applications with high performance and low packaging cost can be obtained due to wafer-level processing.
引用
收藏
页码:616 / 621
页数:6
相关论文
共 50 条
  • [41] Low-temperature thin-film indium bonding for reliable wafer-level hermetic MEMS packaging
    Straessle, R.
    Petremand, Y.
    Briand, D.
    Dadras, M.
    de Rooij, N. F.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2013, 23 (07)
  • [42] Wafer-level packaging
    Van Driel, Willem Dirk
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 358 - 358
  • [43] Application of TSV Integration and Wafer Bonding Technologies for Hermetic Wafer Level Packaging of MEMS Components for Miniaturized Timing Devices
    Zoschke, K.
    Manier, C. -A.
    Wilke, M.
    Oppermann, H.
    Ruffieux, D.
    Dekker, J.
    Jaakkola, A.
    Dalla Piazza, S.
    Allegato, G.
    Lang, K. -D.
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1343 - 1350
  • [44] Wafer-Level Packaging Technology for Optical Sensor Devices
    Toschkoff, G.
    Bodner, T.
    Etschmaier, H.
    Schrank, F.
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [45] Low temperature bonding process for wafer-level MEMS packaging
    Wei, J
    Wong, CK
    Lee, LC
    2004 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2004, : A19 - A26
  • [46] Fabrication and Characterization of a Novel Wafer-level Chip Scale Package for MEMS Devices
    Cao, Yuhan
    Luo, Le
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 5 - 8
  • [47] Low-Cost Wafer-Level Vacuum Packaging for MEMS
    Roland Gooch
    Thomas Schimert
    MRS Bulletin, 2003, 28 : 55 - 59
  • [48] Low-cost wafer-level vacuum packaging for MEMS
    Gooch, R
    Schimert, T
    MRS BULLETIN, 2003, 28 (01) : 55 - 59
  • [49] Wafer-Level Packaging of Aluminum Nitride RF MEMS Filters
    Henry, M. David
    Young, Travis
    Hollowell, Andrew E.
    Eichenfield, Matt
    Olsson, Roy H., III
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1331 - 1337
  • [50] Hybrid wafer-level vacuum hermetic micropackaging technology for MOEMS-MEMS
    Garcia-Blanco, Sonia
    Topart, Patrice
    Le Foulgoc, Karine
    Caron, Jean-Sol
    Desroches, Yan
    Alain, Christine
    Chateauneuf, Francois
    Jerominek, Hubert
    RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/MOEMS AND NANODEVICES VIII, 2009, 7206